Skip to main content
THIHA KYAW
THIHA KYAW
Associate III
November 28, 2018
Solved

STM32F7, FMC_SDRAM_DataMemory Example Issue

  • November 28, 2018
  • 4 replies
  • 2358 views

Hi,

I tested FMC_SDRAM_DataMemory Example of STM32F769I_EVAL.

I found out that the data written to SDRAM is not correct.

See below picture for your checking. I believe HAL and FMC driver in system_stm32f7xx.c is not correct. Please advise me how to make it correct. Thanks.

0690X000006CUwIQAW.png

Regards,

Thiha Kyaw

    This topic has been closed for replies.
    Best answer by THIHA KYAW

    Just modify below and work for me.

    /* Configure and enable SDRAM bank1 */

     FMC_Bank5_6->SDCR[0] = 0x00001964; //0x000019E5;

     FMC_Bank5_6->SDTR[0] = 0x01116461; //0x01116361

    4 replies

    THIHA KYAW
    THIHA KYAWAuthor
    Associate III
    November 29, 2018

    Please help me...

    Tesla DeLorean
    Tesla DeLorean
    Guru
    November 29, 2018

    I'd probably have the "Memory 1" window dump 0xC0000000 as 32-bit unsigned words. If everything has bit 8 set, I would look at the schematic critically and make sure no other use for D8 is specified or jumpered on the board.

    Tips, Buy me a coffee, or three.. PayPal Venmo (See Profile) Up vote any posts that you find helpful, it shows what's working..
    THIHA KYAW
    THIHA KYAWAuthor
    Associate III
    November 29, 2018

    Dear Clive,

    Do you mean PD8?

    In the example, SDRAM is initialized in system_stm32f7xx.c.

    How can I modify it?

    Thank.

    Regards,

    Thiha Kyaw

    THIHA KYAW
    THIHA KYAWAuthorBest answer
    Associate III
    November 29, 2018

    Just modify below and work for me.

    /* Configure and enable SDRAM bank1 */

     FMC_Bank5_6->SDCR[0] = 0x00001964; //0x000019E5;

     FMC_Bank5_6->SDTR[0] = 0x01116461; //0x01116361

    Terms & ConditionsAccessibility statement