Skip to main content
DReis.1
Associate II
May 11, 2020
Question

How do i assign FMC_a12 when stmcubemx limits me SDRAM to just 12 bits?

  • May 11, 2020
  • 7 replies
  • 3770 views

I am trying to program an STM32H7x3 device. My memory device (AS4C16M16SA) has address bits A0 - A12 and seems to need each of the 13 signals for access. However, when I go into STMCubeMX there is a max on SDRAM of 12 address bits.

It seems like I should be able to assign the A12 address to pin PG2 based on Table8 in the DS12117 product document.

How can I override STMCubeMX to allow me to connect the full address bus?

0693W000000XDx7QAG.jpg0693W000000XDx2QAG.jpg

This topic has been closed for replies.

7 replies

Tesla DeLorean
Guru
May 11, 2020

I'll flag the post.

Check PG2 isn't committed to some other function.

Worse case let it auto-gen the code, and then selectively edit it to add the pin, and address width configurations.

Tips, Buy me a coffee, or three.. PayPal Venmo (See Profile) Up vote any posts that you find helpful, it shows what's working..
DReis.1
DReis.1Author
Associate II
May 11, 2020

Good point, I can just wire to the pin and then clean up the auto-gen code. Can you confirm that will work with the FMC? I'd be worried the controller couldn't interface with the extra pin - but that doesn't really make sense because there are larger width memory chips that need 16 bit address.

The PG2 pin isn't required for anything in particular.0693W000000XECqQAO.jpg

Thanks

Tesla DeLorean
Guru
May 11, 2020

Guessing there is a rule related to lower pin count devices.

@Imen DAHMEN​  @Amel NASRI​  @Khouloud GARSI​ can you review this for the STM32H753IIK [UFBGA176] rules/templates, thanks.

Tips, Buy me a coffee, or three.. PayPal Venmo (See Profile) Up vote any posts that you find helpful, it shows what's working..
Khouloud ZEMMELI
ST Employee
May 13, 2020

​Hello @DReis.1​ ,

Could you please check with the latest CubeMX version ? Max bits 13 on my side.

Thanks

Khouloud

Khouloud ZEMMELI
ST Employee
May 13, 2020

​@DReis.1​ 0693W000000XNEWQA4.png