Skip to main content
Associate
August 6, 2026
Solved

STM32MP255 DDR4 Routing

  • August 6, 2026
  • 5 replies
  • 78 views

Hello Team,

We are currently developing a custom board based on the STM32MP255 and have encountered a routing challenge.

According to the STM32MP255 DDR routing guidelines, the single-ended trace impedance should be 55 Ω. However, after optimizing the PCB stack-up and routing, the closest value we have been able to achieve using the Saturn PCB Toolkit is 70 Ω.

Could you please confirm whether this deviation from the recommended impedance is acceptable? Specifically, we would like to understand:

  • Will this impact DDR functionality, signal integrity, or overall system reliability?
  • Is 70 Ω within an acceptable tolerance for the STM32MP255 DDR interface, or would you recommend modifying the PCB stack-up to achieve the target 55 Ω?

Your confirmation and guidance will help us proceed with confidence before finalizing the board design.

DDR Routing image
Measuring tool
Layer Stack-up

 

Best answer by PatrickF

Hi ​@TejasN 

I fear 70 ohms is too high.
If you fill comfortable with 70 ohms and your simulations shows signal integrity is acceptable, you could keep like this, but we have no experienced/tested a 70 ohms PCB.

From ST side, we recommend that stack-up or track width to be changed to approach the recommended 55 ohms.


Please refer to  AN5724 Guidelines for DDR memory routing on STM32MP2 MPUs
High-speed SI simulations using IBIS and board-level simulations using HyperLynx® SI on STM32 MCUs and MPUs
and examples provided inside STM32MP2 Series DDR memory routing guidelines examples

 

Regards.

5 replies

PatrickF
PatrickFBest answer
ST Employee
August 10, 2026

Hi ​@TejasN 

I fear 70 ohms is too high.
If you fill comfortable with 70 ohms and your simulations shows signal integrity is acceptable, you could keep like this, but we have no experienced/tested a 70 ohms PCB.

From ST side, we recommend that stack-up or track width to be changed to approach the recommended 55 ohms.


Please refer to  AN5724 Guidelines for DDR memory routing on STM32MP2 MPUs
High-speed SI simulations using IBIS and board-level simulations using HyperLynx® SI on STM32 MCUs and MPUs
and examples provided inside STM32MP2 Series DDR memory routing guidelines examples

 

Regards.

In order to give better visibility on the answered topics, please click on 'Best Answer' on the reply which solved your issue or answered your question.Tip of the day: Try Sidekick STM32 AI agent
TejasNAuthor
Associate
September 1, 2026

Hi,

 

Can we get to know what is the acceptable tolerance for DDR lines track length matching in mils.

PatrickF
ST Employee
September 1, 2026

Hi,

 

Please refer excel provided for each package inside STM32MP2 Series DDR memory routing guidelines examples ZIP file.

Excel will highlight in blue if lengths are within tolerances (including the internal package lengths).

I guess tolerance is same for all packages
 


 


Regards,

In order to give better visibility on the answered topics, please click on 'Best Answer' on the reply which solved your issue or answered your question.Tip of the day: Try Sidekick STM32 AI agent
TejasNAuthor
Associate
September 2, 2026

hello Patrick,

 

We have made a propagation delay matching and attached the report. need confirmation wheter this is acceptable or not.

PatrickF
ST Employee
September 4, 2026

Hi,

You should put your PCB track lengths in the provided excel for the given package and memory type to see if it is acceptable.
STM32MP2 Series DDR memory routing guidelines examples ZIP

Regards,

In order to give better visibility on the answered topics, please click on 'Best Answer' on the reply which solved your issue or answered your question.Tip of the day: Try Sidekick STM32 AI agent