Skip to main content
Hueli.1
Associate III
March 29, 2020
Solved

timestamp generator register location on stm32L433CC (PSELCTRL CNTCR)

  • March 29, 2020
  • 3 replies
  • 1362 views

I am trying to find the location of the register where the timestamp generator can be enabled on a STM32L433CC chip.

In the CoreSight SoC Technical Reference Manual on page 3-210 it is mentioned that the register (CNTCR) is in the PSELCTRL region (see image). However, I am not able to find the base memory address of this PSELCTRL region.

Can I find this address somewhere the ROM table that indicates the implemented debug components?

Or is it defined in some datasheet or technical reference manual?

0693W000000Uw0dQAC.png

Thank you for any help.

This topic has been closed for replies.
Best answer by Tesla DeLorean

Pretty sure it is not in the CM4 core, would be SCTR_BASE if defined

3 replies

waclawek.jan
Super User
March 29, 2020

The ARM documentation is a mess, and they use the CoreSight moniker for a variety of components, not necessarily relevant to the Cortex-M line.

For relatively reliable details on the debug implementation in the Cortex-M4, see the Cortex-M4 TRM and the ARMv7-M ARM. Note that still components described there may be optional and not present in particular incarnations.

JW

Tesla DeLorean
Tesla DeLoreanBest answer
Guru
March 29, 2020

Pretty sure it is not in the CM4 core, would be SCTR_BASE if defined

Tips, Buy me a coffee, or three.. PayPal VenmoUp vote any posts that you find helpful, it shows what's working..
Hueli.1
Hueli.1Author
Associate III
April 2, 2020

The register might be called "TSGEN" as descibed in this presentation:

"The timestamp generator (TSGEN) provides a 64-bit common time base for all trace packet timestamps."

But then how can we find its address? When generating code for the STM32L44CC in STMCubeMX this register is not present (and neither is SCTR_BASE).

Can we therefore assume this component is not present on an STM32L44CC?

Tesla DeLorean
Guru
April 2, 2020

That's outside ​the Cortex parts on the H7

What is your end goal here?

The DWT CYCCNT register is available for high resolution elapsed time.​

Tips, Buy me a coffee, or three.. PayPal VenmoUp vote any posts that you find helpful, it shows what's working..
Hueli.1
Hueli.1Author
Associate III
April 2, 2020

My end goal is to use global timestamps with the DWT packets (generate a global timestamp for every packet).

I parse the DWT packets in a python script and would like to assign an accurate timestamp to the data trace. (I am using J-Link and pylink)

But I think I will use the differential local timestamps generated by the ITM module if the global timestamping does not wor