Solved
STM32H753: is there ECC functionnality on L1 cache memories (I+D) ?
..
waclawek.janBest answer
Super User
Jan 24, 2019 4:59 PM UTC
Yes, see Cortex ® -M7 configurations chapter in PM0253.
JW
This topic has been closed for replies.
Enter your E-mail address. We'll send you an e-mail with instructions to reset your password.