Solved
maximum clock frequency for FMC when interfacing SDRAM on STM32H7?
Hello everyone, may I ask what is the maximum clock frequency supported when the STM32H7's FMC peripheral controls SDRAM? Can it work stably if the frequency exceeds 200MHz, for example, 240MHz?

Thank you very much.?

