Skip to main content
KMaen
Associate III
Jan 31, 2020 7:54 PM UTC
Solved

Is there an MCU with both MMU and a scratchpad memory (software-addressible)?

Hi, I am trying to find a MCU that both have an MMU and an internal scratchpad?

My idea is usually Cortex-M series (low-end ones) do not have an MMU and an internal SRAM that can be used as a scratchpad / Cortex-A series (high-end ones) have an MMU but not a scratchpad (the only internal SRAM is the cache).

Is there a product that have an internal scratchpad and an MMU at the same time?

I really am having a hard time searching for a product that suits for me.

Thank you!

    This topic has been closed for replies.
    Tesla DeLorean
    Tesla DeLoreanBest answer
    Guru
    Jan 31, 2020 8:15 PM UTC

    0690X00000BxD8AQAV.jpg

    Tips, Buy me a coffee, or three.. PayPal Venmo (See Profile) Up vote any posts that you find helpful, it shows what's working..

    3 replies

    Tesla DeLorean
    Guru
    Jan 31, 2020 8:11 PM UTC

    I'd have thought even the advanced cores have some Internal SRAM, so the ROM and Bootstrap code can configure and setup the external bus interfaces, and SDRAM/DDR geometry.

    0690X00000BxD7bQAF.jpg

    >>I really am having a hard time searching for a product that suits for me.

    Then you're either approaching the problem from the wrong direction, or looking in the wrong places.

    Tips, Buy me a coffee, or three.. PayPal Venmo (See Profile) Up vote any posts that you find helpful, it shows what's working..
    Tesla DeLorean
    Tesla DeLoreanBest answer
    Guru
    Jan 31, 2020 8:15 PM UTC

    0690X00000BxD8AQAV.jpg

    Tips, Buy me a coffee, or three.. PayPal Venmo (See Profile) Up vote any posts that you find helpful, it shows what's working..
    KMaen
    KMaenAuthor
    Associate III
    Jan 31, 2020 8:36 PM UTC

    Thanks! I've seen STM32MP151 series, but wasn't sure if that embedded SRAM was tied to Cortex-A7 or Cortex-M4 (I thought since Cortex-M series that I saw usually had ~300KB or internal SRAM alone, it was something like that which is shown in the datasheet).

    From this diagram I guess my impression was wrong and both CPU can access the internal SRAM. Thanks!