as GPIO pins are mapped on the fast APB bus at the same frequency as the CPU the interrupt latency is only the path from APB to the CPU then the entry to IRQ routine as detailed by the Cortex-M3 Technical Reference Manual on www.arm.com . Regards, STOne-32 [ This message was edited by: STOne-32 on 20-12-2007 14:48 ]