Skip to main content
RBG
Associate III
July 16, 2020
Question

How to make lwip tx rx buffers non cacheble

  • July 16, 2020
  • 8 replies
  • 1820 views

..

This topic has been closed for replies.

8 replies

TDK
July 16, 2020

Always include your chip part number when asking a question.

You can use HAL_MPU_ConfigRegion to disable cache for a memory range.

"If you feel a post has answered your question, please click ""Accept as Solution""."
RBG
RBGAuthor
Associate III
July 16, 2020

STM32F767.

If caches are enabled tcpip msg fetch is not working so need to make lwip rx tx buffers as non cacheable

TDK
July 16, 2020
Did you read the second part of my message?
"If you feel a post has answered your question, please click ""Accept as Solution""."
TDK
July 17, 2020

You will need to make the buffers aligned to cache line boundaries, but they don't need to be located anywhere in particular.

"If you feel a post has answered your question, please click ""Accept as Solution""."
RBG
RBGAuthor
Associate III
July 17, 2020

Can we make those buffers non cacheable.

TDK
July 17, 2020

Yes, by using HAL_MPU_ConfigRegion. We're going in circles here. I'm not going to write the code for you for free. Maybe someone else will.

"If you feel a post has answered your question, please click ""Accept as Solution""."
RBG
RBGAuthor
Associate III
July 17, 2020

I just wanted to know which are the buffers I need to make non cacheabpe in lwip​