Skip to main content
Moamen Ayman
Moamen Ayman
Associate III
May 18, 2020
Question

FSMC with NAND interface signalling

  • May 18, 2020
  • 2 replies
  • 2907 views

Hello, I am using STM32L4R9AI (attached the reference manual) with 128GB NAND flash (MT29F128G08CFABBWP-12IT:B TR) (attached its datasheet).

1- This is 8bit NAND flash and according to page 104 in the reference manual the last signal is NWAIT/INT which goes to R/B# according to page 9 in the NAND datasheet, should I connect R/B# from memory to FMC_NWAIT (PD6) or FMC_INT (PG7) ?

2- what are common/attrtibute space timing (in HCLK cycles) for (setup, wait, hold, hi-z) ?

Thanks in advance.

This topic has been closed for replies.

2 replies

Jack Peacock_2
Jack Peacock_2
Associate II
May 18, 2020

R/B# is the ready/busy when erasing/writing flash. Since it's a lengthy process you are better off using the interrupt request. That way you get back the erase/write time for another task instead of halting the FMC in a wait state.

Some of the older eval boards use parallel NAND. They can provide examples for configuration.

Jack Peacock

Moamen Ayman
Moamen AymanAuthor
Associate III
May 18, 2020

so you suggest connecting R/B# to PG7 ?

Terms & ConditionsAccessibility statement