Welcome, @A.Reza, to the community!
The datasheet recommends paralleling channel 1 with 4 and channel 2 with 3: the thermal load on the output stages is thus better distributed on the chip.
It works with your design, but the resulting temperatures will be more concentrated (chip hot spots). It is therefore advisable to follow the instructions in the datasheet.
Good luck!
If the problem is resolved, please mark this topic as answered by selecting Select as best. This will help other users find that answer faster.
/Peter
In order to give better visibility on the answered topics, please click on Accept as Solution on the reply which solved your issue or answered your question.
