How does is the lock status of a PLL determined in general?

[ayoung]

Could you provide a general overview of the PLL lock status is determined in general for the PLL devices? A general block diagram or short description would be very helpful.

Thank you