Resolved! STM32L4Q5RGT6: How many SPI, QSPI connections are possible?
Hi, in this STM32L4Q5RGT6 microcontroller of (LQFP48) package how many SPI, QSPI should be connected.
Ask questions, find answers, and share insights on STM32 products and their technical features.
Hi, in this STM32L4Q5RGT6 microcontroller of (LQFP48) package how many SPI, QSPI should be connected.
Hello I am forced to erase the entire flash page when I write into an address of the flash page. Why is that? I have never used this page... I understand that if the flash has been already used, it cannot be rewritten... but why when the page is alwa...
I'm using a stm32G0 with a UCPD and i'm trying to figure out if the Dead battery pin have any other benefit then just saving the need for 2 resisters on the board. From my understanding i could create the same functionality of the dead battery pin ...
I have configured the comparator 2 PB6 on the STM32G071RB Nucleo board. It is configured for rising edge interrupt. As soon as HAL_COMP_Start is called on the COMP you can see the EXTI rising edge interrupt flag immediately go high. (well not immedi...
I have an STM32F4227 that identifies its USB port to a host PC and all information looks correct but no data is sent or received. Looking with the debugger the microcontroller is running task scheduler but does not recognize messages being sent. Is t...
During RTC init when RTC_EnterInitMode is called a unit sets the INIT bit of the RTC_ISR register in the HAL but when it waits for the bit set to respond it times out with the bit never being set. I have run this same firmware on hundreds of other un...
Hi,I am working with STM32G491RET6 and currently implementing the ADC. I have a question regarding the ADC reference voltage.If the external 3.3 V supply is removed from the VREF+ pin and VREFBUF is disabled, does the ADC operate using any internal r...
I am using STM32G491RE - NUCLEO.Similar to this post - ( https://community.st.com/t5/stm32-mcus-products/reading-data-with-brs-on-fdcan-line/m-p/745625#M266951)I implemented the function of receiving and transmitting data from the FDCAN line.I config...
Is this connection real?I don't think so. DCACHE implementation subchapter says:The DCACHE1 is placed on Cortex®-M33 S-AHB bus, and caches only the external RAMmemory region (OCTOSPI, HSPI, and FMC), in the address range [0x6000 0000:0xAFFFFFFF] of t...
HelloI trying to figure out what the maximum frequency is for the TRACECLK stm32u5A9.I found this post for the stm32h5https://community.st.com/t5/stm32-mcus-products/traceclk-freq-in-stm32h5/td-p/604127does the same apply for stm32u5 were can i in t...