Ask questions, find answers, and share insights on STM32 products and their technical features.
My understanding is that when setting BFB2, Bank 2 is remapped to 0x0800 0000.Why should we need to set VTOR on reset if thanks to remapping it should interact the same?Meaning I expect the start of my vector table for app2 to be at the same address ...
Hi, Please help me sort this out.I am trying to port a custom bootloader originally written for the SAMD21 Arm chip to the STM32U385VGT6. We are upgrading our current product with an STM32 Chip. I am having problems with switching from the bootloader...
After configuring SPI1 in CubeMX and calling HAL_SPI_Transmit, I get a signal on the SPI1_MOSI line, but no signal on the SPI1_CK. I have confirmed that the pin is working correctly with other code and tried different clock speeds to see if that was ...
When we were working on a small batch, we encountered a situation where one of about 100 pcbs would frequently trigger a hardfault. We found that the problem would recur when the cache was enabled. When the mpu was enabled and configured correctly, i...
Heyho,just checking the L162 for a new project, then found that the ADC can only be clocked by the HSI.Is that correct?If yes, why?My experience with HSI (and other RC-oscillators) is that it is "mediocre" at best, rather inaccurate and jitters like ...
Hello Community For some reason, my post from yesterday did not go through and was marked as spam. I'm not interested in moaning about it right now, as I have managed to brick my custom board, designed with STM32H743XI and would be more interested in...
I am using STM32H723 and have implemented WWDG. Below is my configuration: Are there possibility that when the system resets due to watchdog it would not trigger its ISR.
We have implemented a total of five push buttons—two connected to Port E and three connected to Port M. The GPIOs of Port E are functioning correctly. However, the GPIOs of the push buttons on Port M are not being detected properly by the MCU.Even wh...
Hello,I am writing & erasing flash during operation, and this seems to cause a bus stall which prohibits all execution from flash during these operations.AN4808 seems to indicate that if you use a dual-bank device you can avoid this by executing out ...
Hello,I’m trying to setup the PSSI interface on the STM32H523RETx to transmit data. I cannot find how is the PSSI_PDCK configure. Neither in the clock tree nor in the RCC register the PSSI clock can be configured (except for enabling it). In RM0481 t...
