Ask questions, find answers, and share insights on STM32 products and their technical features.
Hi @Issamos Am planning to Quad SPI, which port we can use, i cannot able to find the data sheet below listed pins can use Controller -STM32U575VIT6 (LQFP64, 10 × 10 mm)QSPI_CLK → PB2QSPI_NCS → PB6QSPI_IO0 → PD11QSPI_IO1 → PD12QSPI_IO2 → PE2QSPI_IO...
Hello, I want to use LTDC on the STM32H743VIT6 microcontroller, but when I enable this peripheral in CUBEMX, it does not activate correctly. For example, the pins for B are from B3-B7, while they should be from B0-B4, and the same goes for R, G.
Hello, I bought STM32H743XIH6 board and first tried to program it with FTDI programmer and STM32CubeProgrammer. It looks like the serial interface detects the board correctly as I can see it in the STM32CubeProgrammer but fails at a read attempt of 0...
I'm designing a circuit to convert sensor values to ADC using the STM32U073MC (LQFP-80).Unfortunately, I'm new to the STM32U0 series.I read the RM0503(Rev 4) Reference manual(page 427) and found that the OPAMP1_VOUT can be connected to ADC1_IN8.How...
Hello, I am fighting about a week to enable USB-PD comms on my STM32G0B1 MCU and even chat GPT literally told me - he don't have a solution ( shock, a?) One last try before I quit, is to try 1.5.0 package version but I can see in cube MX only 1.6.0 ...
For H7, the kernel clock limit are given in Table 61 Kernel clock distribution overview as shown inhttps://community.st.com/t5/stm32cubemx-mcus/stm32h745-fdcan-clock-frequency/td-p/83540I do not find a similar table for U5 in the most recent datashee...
Hello everyI want to increase STM32G473 FDCAN Tx buffer and Rx buffer size,In STM32G473 datasheet >> "A 3-Kbyte message RAM memory implements filters, receive FIFOs, receive buffers, transmit event FIFOs, transmit buffers. This message RAM is shar...
In STM32G474 UART4 pin no PC11(Rx) is 5 Volt tolerant . If I pull up this pin to +5V with 4.7kOhms then it will affect life or operation of microcontroller? please Suggest.
Bit-banding Alternatives for Modern ARM Cores Background Information: The bit-banding feature available in ARM Cortex-M cores (ARMv7-M architecture including Cortex-M3 and Cortex-M4) provides hardware-level mapping of individual bits within a 1 MB me...
Hi, Has anyone managed to Trigger Timer 2(Combined PWM Mode, One-Pulse) with Internal Trigger 3(ITR3). The TIM14 OC1 waveform is the trigger. When I run Timer 14 in output compare mode, with an active level on match between Couner and CCR1. I cannot...
