STM32F413VGT datasheet: inconsistent I2C rise/fall times
The maximum I2C (Standard) Rise Time/Fall Time of STM32F413VGT is stated as 0.1us/0.3us, but STM32 Datasheet says 1us/3us. Please confirm which one is correct.
STM32 MCUs Products
Ask questions, find answers, and share insights on STM32 products and their technical features.
Forum Posts
STM32F407 Option Byte 0xFF, bricked chip
Hi fellows,I have a custom board with STM32F407VGT6. The board was able to be programmed via the JTAG (4 wire JTAG interface; Boot pin is pulled low to ground and reset is connected to the JTAG interface (Nrset pin)) with a segger programmer - multip...
LPTIMER Counter for Delay in STOP2 mode not working
Hello,I have application which go to STOP2 mode once no LPUART/Modbus communication (Running at 32Khz LSI clock) is in progress.Using lptimer for silence timeout logic for UART data frame completion. The code sometimes cause delay during modbus commu...
Resolved! DMA to SPI triggered by Timer STM32H723
Hi All,I am trying to send data to SPI1 via DMA1 Stream 0, using a timer to trigger DMA.Currently, I have used TIM4 Channel2 and Enabled DMA Update with DIER register (UDE bit).DMAMUX1 Channel 0 Request is set to 32.So far, this part seems to work: I...
Resolved! ReadMemory Uart STM32F4xx
Hello, i am stuck on UART topic and i have an argument with someone.He states that ReadMemory(0x11) is sent by STM32. Is that really so? Does STM32 at any point sends "0x11" as response? I must be missing something...
Resolved! stm32h7: Do the separate IWDGs reset separate cores, or both cores?
Hi in an dual core stm32h7, if we use each iwdg for each cores, when iwdg trigger reset,it will reset the particular core or both the cores will reset.If particular core reset happens means, how to manage the other core from initial boot.Suppose if c...
STM32H723: Remove 1.65 V bias after ADC conversion for DC voltage measurement
MCU: STM32H723VET6ADC: ADC1 / ADC2 / ADC3 (12-bit, single-ended)VREF: 3.3 VApplication: Digital Multi meter (DC / AC voltage measurement) Problem DescriptionIn my DMM hardware design, the Analog frontend applies a mid-scale level shift (VREF/2 = 1.65...
STM32G051 as SPI receive-only slave is not receiving data
I have a custom board with an STM32G051. The STM32 is a SPI receive only device. PA1 is SCLK, PA2 is MOSI, PB0 is nSS (which is hardware controlled). The beginnings of the project where created with CubeMX so the clocks should all be set correctly...
Issue with the 4-wire resistive touch interfacing with smt32h743zi
i have written a driver code to run 4 wire resistive touch panel. I use only 1 adc and change its adc channel during runtime. Like i set X+ and Y+ as output high by default and X- and Y- set as low by default and set X- and y- pull down to make ADC r...
