STM32 MCUs Products

Ask questions, find answers, and share insights on STM32 products and their technical features.

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

Crystal and Capacitor Select for STM32H743VIT6

Hello, I want to design a PCB with STM32H743VIT6 MCU. But I am not sure how can I choose crystal and capacitors properly. In STM32H743VIT6 datasheet there is one section about this topic;according to this information should I take the Cstray value as...

testbenchmark_0-1764852672590.png testbenchmark_1-1764852684709.png testbenchmark_2-1764853006389.png

Cortex M0 Vector Table Reallocation Problem

In my embedded software project, I need to write a bootloader. I wrote an application code for the bootloader and testing, and everything is fine so far, but the delay function in the application code is not working. I think the reason for this is th...

Maximum TRACECLK frequency of STM32H725

Hello,I have not found the maximum TRACECLK frequency of the STM32H725 in the documentation. It looks like it is generated by PLL1 with flexible division ratios and thus can attain values that are not realistic for I/Os (100 to 220 MHz for Speed 11 a...

BGo by Visitor
  • 28 Views
  • 1 replies
  • 0 kudos

Unwanted received byte at startup with UART+DMA

Hello ST experts,I have a weird experience with UART communication between two STM32G4 microcontrollers. MCU1 sends 10 bytes to MCU2 via UART. Both UARTS are configured with 9600 Baud rate with DMA in circular mode. The Problem arises when the MCU1 i...

GPIO Usage on STM32N6

This is a pretty basic question but I would like a bit of clarity if possible.If a GPIO pin is configured for the fsbl code can it also be used in the Appli code?If so how would you go about defining it in the Appli code? There doesn't seem to be an ...

digilog by Associate II
  • 40 Views
  • 1 replies
  • 0 kudos

Do I need to invalidate D-Cache after HAL_Flash_Program?

Hello, I’m working with an STM32H723 MCU and have a question about Flash behavior when caches are enabled.Both D-Cache and I-Cache are enabled, and I’m not using any additional MPU configuration. I'm using D-Cache invalidate after a Flash erase opera...

rndkd1 by Associate II
  • 39 Views
  • 1 replies
  • 0 kudos

Regarding DCMI Data Reception Issues

Our company has a chip that outputs data via DCMI, though it does not employ a standard DCMI interface. It lacks a horizontal synchronisation signal, possessing only a vertical synchronisation signal. Could you advise which chips are capable of recei...

TCPP03-M20 with STM32G0B1CBT6 failed to connect

Hello Expert, Could you please provide guidance on the issue below?  We are using the following setup:- MCU: STM32G0B1CCTx- Software: X-CUBE-TCPP 4.2.0 with USBPD Application 4.2.0 Dual Role- Board Part: TCPP0203 v1.2.3 We are developing a USB PD boa...

PaulMinh by Associate II
  • 236 Views
  • 6 replies
  • 0 kudos