Technical Support

Overview (/support/)

Search (/home/searchhelp)

Contact (/support/contact.asp)

Assistance Request (/support/request.asp)

Feedback (/support/feedback.asp)

Support Resources

Support Knowledgebase (/support/knowledgebase.asp)

Article Index (/support/topics.asp)

Top 10 Articles (/support/topten.asp)

Product Manuals (/support/man/)

Application Notes (/appnotes/)

Downloads (/download/)

Product Updates (/update/)

Discussion Forum (/forum/)

Books (/books/)

Product Information

Software & Hardware Products (/product/)

Arm Development Tools (/arm/)

C166 Development Tools (/c166/)

C51 Development Tools (/c51/)

C251 Development Tools (/c251/)

Debug Adapters (/ulink/)

Evaluation Boards (/boards2/

Product Brochures (/product/brochures.asp)

Newsletters (/product/newsletters.asp)

Privacy Policy Update

Arm's Privacy Policy has been updated. By continuing to use our site, you consent to Arm's Privacy Policy, Please review our Privacy Policy (/company/privacy) to learn more about our collection, use and transfers of your data

Accept and hide this message

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies (/company /cookiepolicy).

Don't show this message again

Change Settings (/company /cookiesettings/)

ARM: Cortex-M3/M4 Interrupts Happening Twice?

Information in this knowledgebase article applies to:

■ Cortex-M3 and Cortex-M4 Devices

SYMPTOM

Cortex-M3 and Cortex-M4 interrupts appear to be triggering twice.

CAUSE

This may happen with devices:

Home (/) / Technical Support

- That add an external, system-level write buffer in their Cortex-M3 or Cortex-M4 design, AND
- The ISR code exits immediately after a write to clear the interrupt.

In this situation, the write to clear the interrupt may not complete before interrupt triggers a second time.

REASON

For the Cortex-M3 and Cortex-M4 cores, writes (STR, STMIA or PUSH) to memory are internally buffered. The Harvard architecture allows the MCU to fetch and execute instructions without waiting for data writes to memory to complete. The Cortex-M cores are aware of the internal buffer and prevent subsequent interrupts until the internal buffer empties and the write completes.

Sometimes vendors incorporate an additional external, system-level write buffer in their Cortex-M3 and Cortex-M4 designs for better performance. But unfortunately, the core is not aware of this external write buffer and cannot access it's status. For these externally-buffered devices, if an ISR exits immediately after clearing the interrupt register, a second interrupt could trigger again before the write to clear the interrupt completes.

For example, this ISR exits immediately after clearing the timer interrupt. Without the external buffer implementation, this code would work as expected. However, on a device with an external, system-level write buffer, this code could cause this "double IRQ" condition:

RESOLUTION

Using the DSB instruction or __dsb(0) intrinsic before exiting will force a wait for the internal write buffer to empty, but that instruction cannot test the status of an optional system-level write buffer if there happens to be one. To make sure the peripheral interrupt register gets set properly, just perform another memory write before exiting the ISR.

Given the example above, one way to do this is by incrementing the timeout counter AFTER clearing the interrupt:

But any type of memory write will accomplish this. The **Timeout_counter++** works because it performs a read-modify-write to memory. If you can't move an instruction like in the above example, just add harmless code that performs a read-write like this:

Last Reviewed: Wednesday, June 14, 2017

Did this article provide the answer you needed?



Not Sure

Submit