

Operational Amplifier (OPAMP) usage in STM32G4 Series

Introduction

The operational amplifier (OPAMP) embedded in the STM32G4 Series device extends the analog capabilities of the microcontroller. This application note describes how to implement an OPAMP to support a number of analog applications using a minimum number of external components and outline the OPAMP configuration using the digital controls.

This application note explains how to implement the OPAMP in a number of operating modes and outlines some specific practical examples.



1 General information

This document applies to the STM32G4 Series Arm®-based microcontrollers.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm


AN5306 - Rev 1 page 2/43



What is an OPAMP – basics.

2.1 OPAMP operation basics

Figure 1. Basic OPAMP representation



The operational amplifier is an analog device that amplifies differential input signals (difference between inverting and non-inverting input) to give a resulting output voltage. Figure 1. Basic OPAMP representation illustrates the circuit representation of an OPAMP.

The ideal operational amplifier must have the following properties:

- Infinite amplification gain (open loop)
- · Infinite input impedance
- Zero output impedance
- · Infinite frequency bandwidth
- · Zero input offset voltage

If the OPAMP has infinite gain, then the differential signal at input must be zero (in closed loop linear operation)-because the gain is infinite and output voltage is at finite level:

 $U_{out} = U_{in} x Gain = 0 x \infty = finite voltage.$

This basic idea (input voltage at zero) simplifies the OPAMP usage in real applications.

Real operational amplifier requires properties close to ideal requirements:

- High amplification gain (open loop) for example: gain = 1,000,000 (120 dB)
- High input impedance for example Z_{in} = 100 MΩ
- Low output impedance for example Z_{out} = 10 Ω
- High frequency bandwidth for example f_{-3 dB} = f_{GBW} = 10 MHz (for closed gain loop = 1)
- Low input offset voltage for example U_{offset} = 1 mV

AN5306 - Rev 1 page 3/43



2.2 OPAMP in practice – operation example

The ideal OPAMP has infinite gain. This means that if output needs to be set at a defined value then the input differential signal should be zero. The output signal should influence input differential voltage through negative feedback to balance the operation point. Figure 2. Inverting amplifier by using OPAMP below illustrates an example of an inverting amplifier setup:




Figure 2. Inverting amplifier by using OPAMP

A voltage is applied to U_{in} on the negative OPAMP input of U_{diff} through R1 resistor. This increase on the negative input causes a voltage decrease on U_{out} – due to the OPAMP gain ratio. Then the U_{out} voltage causes a decrease of the voltage on the negative OPAMP input through R2 resistor – this is the negative feedback set up on U_{in} . The feedback then stabilizes the differential voltage of the OPAMP input (U_{diff}) to reach zero and the U_{out} voltage reaches the required level ($U_{out} = U_{diff} \times \infty$). If U_{diff} is zero then U_{out} voltage is calculated based on U_{in} using the following formulas:

- U_{diff} = 0 V (zero differential voltage)
 I_{diff} = 0 A (zero current on the OPAMP input because input impedance is ∞)
- I1 = U_{in} / R1 (current through R1, because U_{diff} = 0 and non-inverting OPAMP input is grounded)
 I2 = U_{out} / R2 (current through R2, because U_{diff} = 0 and non-inverting OPAMP input is grounded)
- I2 = -I1 (because I_{diff} = 0)
- $U_{out} / R2 = -U_{in} / R1$ $U_{out} = -Uin \cdot (R2/R1)$

The final circuit gain is calculated as a ratio between the output and the input voltage (gain = U_{out}/U_{in}). Final gain is given here only by external resistors values of R1 and R2 and is not depend on the OPAMP (if its gain is ∞).

AN5306 - Rev 1 page 4/43



3 Brief description of the OPAMP in the STM32G4 Series

The STM32G4 Series integrates OPAMPs that can be used in high speed analog to digital applications as analog signal pre-conditioning for ADC data sampling or as standalone amplifiers. Main application areas are:

- Motor control applications (current and voltage sensing)
- Digital switched-mode power supplies DSMPS (current and voltage sensing, control loop)
- Light control applications (current and voltage sensing)
- Analog sensors measurement applications (thermometers, low signals measurement and so on)
- Medical applications (analog signals sensing/amplification)
- Audio applications (signal amplification)
- General purpose analog signal usage (oscillators, comparators and so on).

3.1 OPAMP parameters

Basic performance parameters of the STM32G4 Series operational amplifier are:

- Input voltage offset: approx. +/- 3 mV (after built-in calibration of offset)
- Bandwidth: approx. 13 MHz
- · Slew rate:
 - Normal mode: approx. 6.5 V/μs
 - High speed mode: approx. 45 V/μs.
- Output saturated voltage: less than 100 mV (rai-to-rail)
- Gains:
 - Positive: +1, +2, +4, +8, +16, +32, +64
 - Negative: -1, -3, -7, -15, -31, -63
 - Typical gain error: 2%.
- Open loop gain: ~ 95 dB
- Wakeup time: 3 μs.

AN5306 - Rev 1 page 5/43



3.2 OPAMP connections

The OPAMP in STM32G4 Series works across several operational configurations. The OPAMP configuration is defined using a set of analog multiplexers which interconnect the OPAMP input and output terminals through an internal resistor network. Final gain of this programmable gain amplifier (PGA) is defined by the resistor ratios on the feedback.

Figure 3. Internal OPAMP connections in STM32G4 Series illustrates the basic schematic of the OPAMP integrated in STM32G4 Series.




Figure 3. Internal OPAMP connections in STM32G4 Series

AN5306 - Rev 1 page 6/43



3.3 Simple examples of OPAMP configuration

3.3.1 Inverting amplifier

Basic schematic of a general inverting amplifier is illustrated in Figure 4. Inverting amplifier using an OPAMP.

R1 R2 I2 Udiff Uout

Figure 4. Inverting amplifier using an OPAMP

To implement this setup using the STM32G4 Series, configure the multiplexers as shown in Figure 5. Inverting amplifier implementation by OPAMP in the STM32G4 Series. Connect the analog input signal to VINM0 OPAMP pin. Connect the reference ground to VINP0 OPAMP pin. The internal feedback resistors define the gain. The gain is set in the OPAMP configuration registers to: -1, -3, -7, -15, -31 and -63.

VINPO
VINP1
VINP2
VINP4 or DACX_CHy
VINM0

Figure 5. Inverting amplifier implementation by OPAMP in the STM32G4 Series

AN5306 - Rev 1 page 7/43



External resistors can be used to implement the same inverting amplifier design. The use of external resistors offers a greater choice of gain values together with more accurate amplification values with the use of taylored resistors. Figure 6. Inverting amplifier by using external resistors illustrates the implementation of an inverting amplifier using external resistors.

VINPO
VINP1
VINP2
VINP4 or DACx_CHy
VINM0

R1

VOUT

VOUT

VOUT

Figure 6. Inverting amplifier by using external resistors

3.3.2 Non-inverting amplifier

Basic schematic of non inverting amplifier is illustrated in Figure 7. Non- inverting amplifier using an OPAMP.




Figure 7. Non- inverting amplifier using an OPAMP

To implement this setup using the STM32G4 Series, configure the multiplexers as shown in Figure 8. Non-inverting amplifier implementation by OPAMP in the STM32G4 Series. Connect the analog input signal to VINP0

AN5306 - Rev 1 page 8/43



OPAMP pin. The internal feedback resistors define the gain. The gain is set in the OPAMP configuration registers to: 2, 4, 8, 16, 32, 64.




Figure 8. Non-inverting amplifier implementation by OPAMP in the STM32G4 Series

External resistors are used to implement the same non-inverting amplifier design. The use of external resistors offers a greater choice of gain values together with more accurate amplification values with the use of taylored resistors. Figure 9. Non-inverting amplifier by using external resistors illustrates this implementation of non-inverting amplifier using external resistors (with possible filter implementation given by external capacitor C in parallel to R2 resistor).




Figure 9. Non-inverting amplifier by using external resistors

AN5306 - Rev 1 page 9/43



3.4 Configuration of the OPAMP – multiplexers with internal gain settings

3.4.1 Input multiplexer setting options

Each of the OPAMP input terminals (non-inverting and inverting) are each connected to an analog multiplexer (a set of analog switches). The OPAMP is correctly set up by configuring all analog multiplexers. The multiplexer configuration is programmed through the OPAMP control bits in the control/status register (OPAMP1 CSR):

- VM_SEL[1:0] controls the multiplexer on the OPAMP inverting input as illustrated in Figure 10. Multiplexer on inverting OPAMP input below:
 - 00: inverting input connected to external pin VINM0
 - 01: inverting input connected to external pin VINM1
 - 10: inverting input connected to feedback resistors (PGA mode)
 - 11: inverting input connected to the OPAMP output (Follower mode).




Figure 10. Multiplexer on inverting OPAMP input

- VP_SEL[1:0] controls the on the OPAMP non-inverting input as illustrated in Figure 11. Multiplexer on non-inverting OPAMP input below:
 - 00: non-inverting input connected to external pin VINP0
 - 01: non-inverting input connected to external pin VINP1
 - 10: non-inverting input connected to external pin VINP2
 - 11: in dependency from given OPAMP configuration:
 - For OPAMP2: non-inverting input connected to external pin VINP3.
 - For other OPAMPs: non-inverting input connected internally to DACx_CHy:OPAMP1: DAC3_CH1, OPAMP3: DAC3_CH2, OPAMP4: DAC4_CH1, OPAMP5: DAC4_CH2, OPAMP6: DAC3_CH1.

AN5306 - Rev 1 page 10/43




Figure 11. Multiplexer on non-inverting OPAMP input

- OPAINTOEN (OPAMP internal output enable) controls the multiplexer on the OPAMP output (see Figure 12. Multiplexer on OPAMP output).
 - 0: OPAMP output connected to the external pin VOUT
 - 1: OPAMP output connected internally to an ADC channel and disconnected from the external VOUT pin (the VOUT pin is free and available to be used for another purpose).




Figure 12. Multiplexer on OPAMP output

The multiplexer of the inverting OPAMP input offers an additional interconnection option (besides the options described above) and allows access to additional OPAMP modes. The additional connections are controlled by the PGA GAIN[4:0] gain setting bits:

 PGA_GAIN[4:0] = 0 to 5: Standard configuration for simple non-inverting amplifier setting – multiplexer set according VM SEL[1:0]. See Figure 10. Multiplexer on inverting OPAMP input

AN5306 - Rev 1 page 11/43



2. PGA_GAIN[4:0] = 8 to 13: Implementation of an inverting amplifier – one terminal of the internal resistor is connected to the external pin VINM0 through the multiplexer. The OPAMP inverting input is kept connected to the feedback resistor which defines the gain, see Figure 13. Inverting amplifier or non-inverting amplifier with external bias. The non-inverting amplifier implementation also uses this mode. The difference is that the input signal is connected on the non-inverting OPAMP terminal. The advantage is the possibility of bias level setting by the external pin VINM0. An external bias voltage control is a nice feature in practical applications, to adjust the reference voltage level for the input signal in particular if the ground signal is shifted or the ground is noisy.




Figure 13. Inverting amplifier or non-inverting amplifier with external bias

3. PGA_GAIN[4:0] = 16 to 21: The inverting OPAMP input is connected according VM_SEL[1:0] setting and also connected to external VINMO pin. This mode is useful for adding an external capacitor as low pass filter for non-inverting amplifier. See Figure 14. Non-inverting amplifier with external filter.

AN5306 - Rev 1 page 12/43






Figure 14. Non-inverting amplifier with external filter

4. PGA_GAIN[4:0] = 24 to 29: Implementation of an inverting amplifier or non-inverting amplifier with the possibility of connecting an external filtering capacitor on VINM1 pin. This mode is very similar to the case of the PGA_GAIN[4:0] = 8 to 13 (case 2 described above) but there is the additional option to connect an external capacitor for filtering on pin VINM1. See Figure 15. Inverting amplifier or non-inverting amplifier with external bias and with external filter.




Figure 15. Inverting amplifier or non-inverting amplifier with external bias and with external filter

AN5306 - Rev 1 page 13/43



3.4.2 Frequency compensation of OPAMP

In many practical applications, the bandwidth needs to be limited of the designed amplifier. For example, suppressing high frequency noise or removing glitches in transient states.

The OPAMP implements the amplifier with low pass filtering by using an external capacitor. This capacitor is used in internal or external gain setting modes for both inverting and non-inverting configurations:

- Frequency compensation implementation for non-inverting PGA amplifier is in Figure 14. Non-inverting amplifier with external filter.
- Frequency compensation implementation for inverting PGA amplifier is in Figure 15. Inverting amplifier or non-inverting amplifier with external bias and with external filter.
- Frequency compensation for gain set with external components is implemented by adding a capacitor to the feedback resistor R2 – see Figure 9. Non-inverting amplifier by using external resistors and Figure 6. Inverting amplifier by using external resistors.

The -3 dB low pass bandwidth is given by the formula:

 $f_{IP} = 1/(2.\pi.R2.C)$

where: R2 is the feedback resistor and C is the external capacitor connected in parallel to the R2 resistor.

3.4.3 DAC output to OPAMP input – offset/bias voltage setting

On the non-inverting OPAMP input, it is possible to connect the output from internal DAC (Digital to Analog Converter) by configuring the multiplexer on the non-inverting input (bits $VP_SEL[1:0] = 3$). See Figure 11. Multiplexer on non-inverting OPAMP input.

The internal DAC generates a fixed voltage on the non-inverting OPAMP input and sets a bias voltage for the inverting amplifier implementation. Basic schematic for inverting amplifier implementation (see Figure 5. Inverting amplifier implementation by OPAMP in the STM32G4 Series and Figure 6. Inverting amplifier by using external resistors) uses the non-inverting OPAMP input connected to ground – reference voltage for the input signal is ground. However, if the input signal ground reference is shifted, for example to VDD/2, then the bias voltage is set to VDD/2 by the DAC. This bias voltage (virtual signal ground) shift allows the application to use higher gains (because the OPAMP does not then amplify the offset). It is very useful to amplify small modulated signals on a relatively high DC offset voltage (this offset voltage is set by DAC on the non-inverting OPAMP input).

3.4.4 DAC output to OPAMP input – internal DAC output redirection to external pin

The DAC output connected to the non-inverting OPAMP input (described in Section 3.4.3 DAC output to OPAMP input – offset/bias voltage setting) is always the internal DAC output with no connection to any output pin: either DAC3 or DAC4. Internal DACs have no direct output to external pins and are available to be used internally as COMP or OPAMP inputs. The internal DAC output signal is "redirected" to the output pin through the OPAMP. The multiplexer on the non-inverting input is set as input from the internal DAC output (option $VP_SEL[1:0] = 3$). The OPAMP is then set in the follower mode. The OPAMP output pin (VOUT) is now the signal from the internal DAC output. Alternatively, the OPAMP is set to some higher gain mode (instead of follower mode where the gain = 1) to amplify the signal from internal DAC.

The internal DAC redirection to the output pin through OPAMP takes advantage of the internal DAC speed to generate high-speed analog output waveforms. Internal DACs are much faster (15 Msps data rate) than the external DACs (with 1 Msps data rate). The final analog waveform is limited by combination of the OPAMP bandwidth and the internal DAC bandwidth.

The Figure 16. Internal DAC redirected through OPAMP to output pin – update steps and Figure 17. Internal DAC redirected through OPAMP to output pin – OPAMP slew rate are screenshot examples where the internal DAC is redirected to OPAMP output pin. The DAC generates full scale (2.048 V) saw tooth signal with 15 Msps data rate (step = 40 LSBs) and the OPAMP is set to follower mode. The output analog signal is measured on the pin – OPAMP output.

AN5306 - Rev 1 page 14/43







Figure 16. Internal DAC redirected through OPAMP to output pin - update steps

Figure 17. Internal DAC redirected through OPAMP to output pin - OPAMP slew rate



AN5306 - Rev 1 page 15/43



3.4.5 OPAMP internal output only to ADC

In many applications, the OPAMP is only used as an analog signal amplifier for the ADC sampling. In this case, it may only be necessary to connect the OPAMP to the ADC using the internal signal. There is no need to put the OPAMP output to an external pin.

The external OPAMP output pin is then available for another purpose. The collateral advantage is that in a noisy environment the external pin cannot "receive" any external noise and therefore does not disturb the ADC measurement.

The OPAMP output redirection to the internal ADC is only performed by configuring the output multiplexer (OPAINTOEN = 1). See Figure 12. Multiplexer on OPAMP output.

3.4.6 OPAMP offset trimming

The offset parameter is the basic parameter for operational amplifiers. Ideally, it should be close to zero, it is good to minimize it as much as possible. The OPAMP in STM32G4 Series features a programmable hardware offset voltage calibration/trimming. The OPAMP contains trimming value registers for offset correction. The reference manual documents the recommended procedure for offset calibration. There is no need to add any additional external components to perform such trimming. Offsets are calibrated in the final application design with no influence of the rest of application. By default, the offset trimming value is programmed by ST at the time of production.

Please refer to the datasheet for the factory test conditions.

3.5 Timing parameters of OPAMP

The OPAMP has 2 speed settings to select from:

- Normal mode, which offers a typical slew rate of 6.5 V/µs
- High speed mode, which offers a typical slew rate of 45 V/µs.

The high speed mode is suitable for applications which process high frequency analog signals with large amplitudes on the OPAMP output. Both modes have different power consumptions; high speed mode power consumption is higher than consumption in the normal mode.

The high speed mode is typically used in redirecting the internal DAC output to a pin through the OPAMP; see Section 3.4.4 DAC output to OPAMP input – internal DAC output redirection to external pin. Here, the fast slew rate performance is important because the OPAMP is able to follow large voltage changes from the DAC output. See Figure 17. Internal DAC redirected through OPAMP to output pin – OPAMP slew rate.

The gain bandwidth (GBW) is defined as the frequency when the OPAMP gain decreases to 1. This is almost the same for both normal and high speed modes. The GBW of the OPAMP is 13 MHz allowing high frequency signal processing. If the OPAMP is configured as PGA with an internal or external gain greater than 1 then the bandwidth lowers proportionally to the gain.

The OPAMP in STM32G4 Series is stable with unity gain but very fast. This allows it to be used in many applications without final amplifier design stability problems (because very fast operational amplifiers are usually unstable with gain = 1 and may produce an oscillating output).

AN5306 - Rev 1 page 16/43



4 Practical usage of STM32G4 Series OPAMP peripherals

4.1 Introduction

The OPAMP embedded in the STM32G4 Series microcontroller is a general purpose analog operational amplifier designed reduce the need for external stand-alone operational amplifier circuit. The STM32G4 Series OPAMP peripheral is configured using the internal switching circuitry setup. Both non-inverting and inverting OPAMP inputs are each connected to a 4-to-1 mux (refer to the reference manual for a full description). The OPAMP output is connected to a 1-to-2 mux to route the OPAMP output signal either externally or internally.

- OPAMP non-inverting input(+): 4 external signals are available: VINP0,VINP1,VINP2 and VINP3.
- OPAMP inverting input(-): 2 external signals are available VINM0 and VINM1; 2 internal signal opamp_output and resistor_array_feedback.
- OPAMP output (opamp_out): 2 path are available, an internal path to ADC peripheral or an external to VOUT pin.

Note: When opamp_out is redirected internally to an ADC channel, the I/O on which is mapped V_{OUT} is available to be used for any purpose.




Figure 18. OPAMP peripheral overview (principle)

AN5306 - Rev 1 page 17/43




4.2 OPAMP in stand-alone mode


The OPAMP stand-alone mode is the default OPAMP configuration. Both non-inverting and inverting inputs are available externally. A basic application would consist in comparing VINP and VINN level and get the comparison result with the level of OPAMP output VDDA when VINP>VINN or VSSA when VINP
VINN. Another interesting application using this mode is the current to voltage converter described in the following chapter.

4.2.1 Stand-alone Photodiode amplifier application

Brightness sensors are often required in consumer applications. The STM32G4 Series OPAMP peripheral in stand-alone mode matches the circuitry design needed. The following figure shows the principle of a photodiode sensor or transimpedance amplifier: the photodiode generates a reversed current depending of the amount of light received. The feedback resistor (R) should be selected to set the photodiode sensitivity and OPAMP supply range. The current generated from the photodiode is converted into an output voltage inline with the following equation: VOUT = Ip x R.

Figure 19. Transimpedance amplifier circuitry and Vout plot vs light level








Figure 20. STM32G4 Series OPAMP transimpedance configuration illustrates the STM32G4S Series OPAMP connected to the external photodiode and the associated resistor R. The resistor value should be chosen inline

AN5306 - Rev 1 page 18/43



with the maximum photocurrent of the photodiode. If VDDA=3.3V and maximum photocurrent is 10μA then maximum value for R should be lower than VDDA/ip_max=3.3/10e-6=330kOHms to not saturate the OPAMP.




Figure 20. STM32G4 Series OPAMP transimpedance configuration

AN5306 - Rev 1 page 19/43



4.3 OPAMP in Follower mode

This is a simple operational amplifier mode used for buffering the voltage between 2 devices. The purpose is to prevent an excessive voltage drop from the first device with a high impedance output which is connected to the second device with a low input impedance. The OPAMP configured in this mode is associated to other STM32G4 Series peripheral such as the ADC or the DAC to answer application impedance issues such as when very high output impedance component connected to the ADC input or a very low input component is connected to DAC output.

4.3.1 Very high impedance sensor acquisition with STM32G4 Series ADC




Figure 21. OPAMP follower mode to ADC example

One typical application where the OPAMP is used in follower mode is the current sensing using an Hall effect. The Hall effect sensor with the following parameters is selected:

- Sensitivity equal to 15 mV/A
- A nominal RMS current of 100 A
- A reference output voltage equal to 1.65 V

The sensor is directly connected to OPAMP input as shown in Figure 22. Current sensing using Hall effect sensor.

AN5306 - Rev 1 page 20/43






Figure 22. Current sensing using Hall effect sensor

AN5306 - Rev 1 page 21/43



OPAMP Programmable Gain Amplifier (PGA) mode 4.4


The PGA mode is a dedicated OPAMP peripheral circuit configuration. It amplifies the input signal with a programmable gain depending on the ratio of R1 and R2 (see Figure 23. Simplified circuitry example of a noninverted PGA without input biasing and Figure 24. Simplified circuitry example of inverted PGA). There are two possible PGA circuit layouts: non-inverted where the input signal is connected to the OPAMP non-inverting input VINP and inverted where the input signal is connected to inverting input VINN (VINP input should be externally connected to ground in this case). The OPAMP peripheral contains integrated switches to allow the software to change the value R1, the feedback resistor.

Figure 23. Simplified circuitry example of a non-inverted PGA without input biasing

STM32G4 Series OPAMP **VDDA** VINP

VOUT VINN R1 R2

Figure 24. Simplified circuitry example of inverted PGA



AN5306 - Rev 1 page 22/43



4.4.1 Amplification of small positive signals

The available OPAMP peripheral gains are 2,4,8,16,32 and 64 when it is used in non-inverter mode and -1,-3,-7,-15,-31 and -63 in the inverting mode. Figure 25. STM32G4 Series OPAMP internal circuitry in PGA mode configuration non-inverter shows the OPAMP PGA configuration with the gain selection defined by the PGA GAIN[4:0] register.




Figure 25. STM32G4 Series OPAMP internal circuitry in PGA mode configuration non-inverter

A simple application based on the OPAMP non-inverting configuration is DC current sensing where a 3 phase motor control application requires the real time current monitor on each motor branch in order to adjust the motor control with the proportional, integral and differential (PID) loop controller. The STM32G4 Series OPAMP peripheral is easily connected to an external circuit which is either a simple ground shunt resistor or a hall sensor. These applications are presented in Figure 26. Current sensing using grounded shunt resistor.




Figure 26. Current sensing using grounded shunt resistor

AN5306 - Rev 1 page 23/43



4.4.2 Filtering capacitor option

The drawback of the previous example (analog to digital conversion using ADC) is the absence of an anti-alias filter (AAF) which should be implemented before sampling a signal in order to limit the required conversion bandwidth and to follow the Nyquist-Shannon sampling theorem. Figure 27. ADC conversion comparison when using an AAF shows the usage of an AAF with converting analog signals.




Figure 27. ADC conversion comparison when using an AAF

Adding an external capacitor between OPAMP VOUT and OPAMP VINN creates a low-pass filter circuit when it is used as an AAF. The cut-off frequency of the filter is given by:

• Fc= 1/(2.π.R1.Cext)

Figure 28. Active low-pass filter using STM32G4 Series OPAMP and an external capacitor shows a simplified low-pass filter implemented with an operational amplifier.

AN5306 - Rev 1 page 24/43



VINN

VINN

R2

R1

VOUT

Reedback resistor

Figure 28. Active low-pass filter using STM32G4 Series OPAMP and an external capacitor

Here is an application example where:

- · The sampling rate of the ADC is 100 kHz
- The sampling bandwidth is 10kHz (+/-0.1 dB accuracy).
- OPAMP in PGA mode with x2 gain (PGA GAIN[4:0]=0x00)

In the specified bandwidth, the gain should be flat (+/- 0.1 dB), the filter frequency response should calculated and the correct nominal value for the external capacitor (C_{ext}) chosen. The STM32G4 Series OPAMP internal feedback resistor value is 10 k Ω when PGA_GAIN[4:0]=0x00. Anantenuation value of 0.1 dB is achieved with the following parameter

- C_{ext} = 220 pF (nominal value E12)
- OPAMP feedback Resistor = 10 k Ω (PGA GAIN[4:0]=0x00)
- -3 dB Cut-off frequency =72.3 kHz
- Bandwidth attenuation: -0.1 dB @ 10 kHz

The AAF cut-off frequency is changed depending on the OPAMP gain (feedback resistor selected with $PGA_GAIN[4:0]$ value). When the OPAMP PGA mode is set to x4 gain, the feedback resistor is switched to $30 \text{ k}\Omega$ and the low pass filter cut-off frequency is changed.

- C_{ext} = 220 pF
- OPAMP feedback Resistor =30 k Ω (PGA_GAIN[4:0]=0x01)
- -3 dB cut-off frequency = 24.1 kHz
- Bandwidth attenuation: -0.7 dB which is out of application requirements

Figure 29. 1st order low-pass filter frequency response with OPAMP gain x2 and x4 shows the 1st order low-pass filter frequency response with OPAMP gain x2 and x4.

AN5306 - Rev 1 page 25/43




Figure 29. 1st order low-pass filter frequency response with OPAMP gain x2 and x4

Figure 30. OPAMP using PGA configuration with external capacitor option shows the complete OPAMP configuration with the associated external capacitor.




Figure 30. OPAMP using PGA configuration with external capacitor option

AN5306 - Rev 1 page 26/43




4.4.3 Amplification of high impedance small signals on some DC offset

The previous OPAMP PGA mode circuit allows an easy amplification of an analog signal and to filter it as needed. The limitation of this application schematic: both DC and AC components are amplified. This is a constraint only when the sensor AC signal needs to be amplified. The alternative is the following OPAMP schematic proposal.

4.4.4 Example: AC signal modulated on DC offset (sensor)

The following circuitry is useful for only amplifying the AC signal and to change the DC polarization with the DC blocker (C1 capacitor). A new DC polarization (VDDA/2 for example) is done through the voltage bridge divider (R1, R2) and the OPAMP centers the VOUT signal around VDDA/2.

Figure 31. DC blocker / AC PGA circuitry with STM32G4 Serie OPAMP



This circuitry was simulated, the results with V_{sensor} are DC=2.5 V + AC=20 mV (peak - peak) and VDDA=3.3 V are illustrated in Figure 32. AC gain simulation result (timing).




Figure 32. AC gain simulation result (timing)

The AC signal is correctly amplified and the DC signal is also correct, however as several capacitors are used and it is recommended to validate the circuit's transfer function .

The complete circuit response frequency is computed using the following equation.

$$\frac{\text{VINP}}{Z_{\text{eq}}} \ = \frac{\text{VOUT - VINP}}{\text{R4}} \quad \text{with Z_{eq}=} \quad \text{R3 + } \frac{1}{jC2\omega}$$

AN5306 - Rev 1 page 27/43



$$\frac{VINP}{R3 + \frac{1}{jC2\omega}} = \frac{VOUT - VINP}{R4}$$

$$\frac{VOUT}{VINP} = 1 + \frac{R4}{R3 + \frac{1}{jC2\omega}}$$

$$\frac{VOUT}{VINP} = 1 + \frac{jC2\omega R4}{1 + jC2\omega R3}$$


$$\frac{VOUT}{VINP} = \frac{1 + jC2\omega R3 + jC2\omega R4}{1 + jC2\omega R3} = \frac{1 + jC2\omega (R3 + R4)}{1 + jC2\omega R3}$$

$$\frac{VOUT}{VINP} = \frac{1 + jC2\omega R3 + jC2\omega R4}{1 + jC2\omega R3} = \frac{1 + jC2\omega (R3 + R4)}{1 + jC2\omega R3}$$

Finally, the simulation and mathematical model had been be plotted out and the response frequencies compared. The mathematical model doesn't take into account the frequency response of the OPAMP (blue plot) as it is considered as an ideal amplifier. The analysis of the three curves in low frequency range correlate. See Figure 33. Frequency response comparison mathematic/measurement/design simulator:

- Mathematicallycalculated response (blue plot)
- Measured responset (green plot)
- · Circuit simulation using LTspice for example (red plot)

Figure 33. Frequency response comparison mathematic/measurement/design simulator



This proposed circuit layout is particularly appropriate when the application requires AC signal amplification only and a new DC value to match the supply range of the MCU. Another interesting feature, where several external circuit signals are connected to seperate OPAMP non-inverting inputs.

AN5306 - Rev 1 page 28/43



4.5 Negative gain with offset

In this example, the STM32G4 Series OPAMP PGA is used in an inverted configuration which also reduces the number of external components needed. The drawback of this circuit design is the 180° phase shift introduced between the OPAMP input and output.

4.5.1 Amplification of small signals on some DC offset

The DC biasing at OPAMP VOUT is given by the voltage at VINP input. If an application requires a voltage centered around VDDA/2 for the VOUT signal, VINP input voltage must be polarized at the same voltage. An external voltage divider bridge should be designed with R1=100 k Ω and R2=100 k Ω to get the correct voltage at VINP input. The circuit diagram layout is givn in Figure 34. Simplified circuitry with inverted input

STM32G4 Series OPAMP C1=10uF SensorsignalDC+AC VINM R3=10k R4=630k **VDDA** VDDA R1=100k VOUT DC=1.65V VINP DC=1.65V R2=100k

Figure 34. Simplified circuitry with inverted input

4.5.2 External bias (offset) control by DAC/ADC

The same application is achieved with a reduced bill of material (BOM) which also frees space on PCB application board. In this case, the non-inverting input of the OPAMP is internally connected to the DAC output and the output of the OPAMP is also internally connected to the ADC input. Table 1. Application levels calculation

Sensor/OPAMP/DAC/ADC presents the optimized configuration for the ADC acquisition with VREF+/VDDA=3.3V.

OPAMP pins Elements and electrical parameter Sensor connected via a 10 µF capacitor to remove DC **OPAMP** DC level=2.5V OPAMP_VINM Maximum peak-peak amplitude from the sencor = 40 mVpp **OPAMP** OPAMP VOUT DC level = VDDA/2=VREF+/2=1.65 V OPAMP VOUT Maximum peak-peak amplitude VSSA+100 mV .. VDDA-100 mV=3.1 Vpp due to OPAMP saturation voltage DAC is connected internally to VINP DAC code calculation is needed to fix the OPAMP_VOUT DC biasing around voltage 1.65 V(VDDA/ **OPAMP** 2=3.3V/2). The DAC output volatge is set according formula: OPAMP_VINP DACoutput = VREF × DAC DOR/4096 For setting VDDA/2 (=VREF/2) voltage the DAC_DOR register must be set to 2048. OPAMP gain calculation: OPAMP VOUT maximum amplitude/Sensor maximum amplitude which is equal to **OPAMP** 3.1/0.04=77.5 nearest available lower gain = "-63". Updated OPAMP VOUT maximum amplitude is GAIN 0.04*63=2.52 Vpp


Table 1. Application levels calculation Sensor/OPAMP/DAC/ADC

AN5306 - Rev 1 page 29/43



Signals levels in the application are updated at the ADC input: the maximum AC amplitude is reduced from 3.1 Vpp to 2.52 Vpp (81.3% of the full OPAMP_VOUT amplitude is used) and the DC range is 1.65V. Levels are correct regarding the OPAMP saturation voltage specification: Vmin_sat = 1.65 V - (2.52/2) = 390 mV and Vmax_sat = 3.3 - (1.65 + (2.52/2)) = 390 mV.

Figure 35. OPAMP PGA inverting connected to DAC and ADC for AC signal amplification



This application circuitry shows how to connect and configure on demand the OPAMP, DAC and ADC together to acquire an external voltage from a sensor. It also brings flexibility if an application variant is designed with a different value of VREF+ voltage (only the DAC should be updated and not an external voltage bridge divider). Finally, it is important to calculate correctly the OPAMP gain and the DC voltage of OPAMP VOUT to maximize the ADC dynamic range and optimize the post signal processing.

AN5306 - Rev 1 page 30/43



5 OPAMP Timer controlled multiplexer mode feature

The STM32G4 Series OPAMP integrates a new feature oriented to dual motor control. It is however available to be used for any other application purpose. The objective of this feature is to control the input multiplexers on the non-inverting and inverting input of the OPAMP by hardware (according the signal from timer peripheral).

5.1 Presentation

The multiplexer input selection depends on the control signal level: default input is selected when the control signal is low and secondary input is selected when the control signal is high. The default configuration is defined with <code>OPAMPx_CSR</code> register and the secondary configuration is defined with <code>OPAMPx_TCM</code> register. The <code>OPAMP</code> switch control signal is connected to the advanced-control timers (TIM1/TIM8/TIM20) capture/compare 6 timer signals. This is illustrated in Figure 36. <code>OPAMP</code> multiplexer switch per hardware feature principle

Figure 36. OPAMP multiplexer switch per hardware feature principle

VINPO VINP1 VINP2 Ticc8 T20cc6 VOUT Default Secondary Default S

Figure 37. OPAMP multiplexer switch feature signal capture is an oscilloscope capture showing the OPAMP output signal (red curve) while OPAMP output is switched from default to secondary input with the timer CC6 signal (blue curve).

AN5306 - Rev 1 page 31/43







Figure 37. OPAMP multiplexer switch feature signal capture


5.2 Dual motor control application

Figure 38. Dual motors control application overview using STM32G4 Series microcontroller shows a basic STM32G4 Series configuration dedicated to a time multiplexed dual motor control application. The two motors are connected to the STM32G4 Series microcontroller through two types of signal: PWM digital signals from the TIMER peripheral to independently control each motor branch high side and low side nMOS transistors. The I_{sense} analog signals measure the motor current value in each branch of the motor (A,B,C). This application needs three OPAMPs to measure the current couples A/B, A/C and B/C for both motors. The three OPAMPs are connected to 2 ADCs which acquire (in injected mode) simultaneously the motors' current couples. ADC conversion results are processed with the STM32G4 Sereis Motor Control software libraries. Finally both timers associated to each motors are updated to adjust the correct PWM width value for the next PWM cycle. The peripheral TIM1 is the synchronous master timer for this application; it triggers the second timer start and the OPAMPs multiplexer input selection. The second timer, TIM8 (slave to TIM1) triggers both ADCs for each motor control cycle which is illustrated in Figure 39. Dual motors control application timing using STM32G4 Series microcontroller.

AN5306 - Rev 1 page 32/43

Figure 38. Dual motors control application overview using STM32G4 Series microcontroller










Figure 39. Dual motors control application timing using STM32G4 Series microcontroller

AN5306 - Rev 1 page 34/43



5.2.1 Conclusion

The STM32G4 Series architecture is designed to fit dual motor control applications with time multiplexing by using the STM32G4 Series internal OPAMP and software libraries. The application's bill of materials is minimized. Therefore external components (OPAMPs, ADCs) are removed from the design where appropriate.

AN5306 - Rev 1 page 35/43



6 OPAMP user offset trimming feature

The STM32G4 Series OPAMP integrates the user offset trimming feature which allows the user to switch from 'factory' values to 'user' trimmed values using the USERTRIM bit in the OPAMPX_CSR register. TRIMOFFSETP and TRIMOFFSETN values can be adjusted to address an application requirement where the OPAMP input is connected to an external circuitry which includes a residual offset of a few millivolts. TRIMOFFSETP parameter adjusts the OPAMP P differential pairs in the OPAMP low voltage range (<VDDA/2) while the TRIMOFFSETN parameter adjusts the OPAMP P differential pairs in the OPAMP high voltage range (>VDDA/2). Figure 40. OPAMP user trimming adjustment in follower mode shows the OPAMP VOUT offset variation in follower mode versus input level (100 mV to 3000 mV) with VDDA=3.3 V. Both TRIMOFFSETP and TRIMOFFSETN are set to the same value (0x00,0x10 and 0x1F).




Figure 40. OPAMP user trimming adjustment in follower mode

The user trimming feature compensates an external offset from the acquisition path. When the application requires the maximum amplitude from the OPAMP output, the user trimming allows the DC value of VOUT to be adjusted and remove the output signal from the OPAMP voltage saturation area which will create signal distortion.

AN5306 - Rev 1 page 36/43



7 Conclusion

The STM32G4 Series OPAMP peripheral integrates many functionalities and features to answer a wide range of applications such as motor control, audio, power management. The STM32G4 Series OPAMP is designed to simplify the circuit layout around the MCU and reduce the number of external components needed. However, the application analog signals should be correctly mastered depending on the OPAMP configuration and datasheet parameters to optimize the performance for the application.

The OPAMP is often the conditioning stage between the sensing stage (sensor) and the processing stage (software algorithm) which requires a good understanding of the sensor specifications and maybe an electrical simulation or a mathematical verification to ensure a correct application behavior in all conditions: environment variations (temperature, conducted or radiated electrical interference), component tolerances, power supply variations, start-up and shut-down conditions, stabilizing of the sensor in timing.

Finally, the STM32G4 Series OPAMP also optimizes the application design and reduces the number of platform variations. The integrated OPAMP circuit allows the management of various signal levels through application firmware and a minimum number of additional external components.

AN5306 - Rev 1 page 37/43



Revision history

Table 2. Document revision history

Date	Version	Changes
10-May-2019	1	Initial release.

AN5306 - Rev 1 page 38/43



Contents

1	Gen	eral info	ormation	2	
2	Wha	t is an C	DPAMP - basics	3	
	2.1	OPAME	P operation basics	3	
	2.2	OPAME	P in practice – operation example	4	
3	Brie	Brief description of the OPAMP in the STM32G4 Series			
	3.1	OPAME	P parameters	5	
	3.2	OPAME	P connections	6	
	3.3 Simple examples of OPAMP configuration			7	
		3.3.1	Inverting amplifier	7	
		3.3.2	Non-inverting amplifier	8	
	3.4	Configu	uration of the OPAMP – multiplexers with internal gain settings	10	
		3.4.1	Input multiplexer setting options	10	
		3.4.2	Frequency compensation of OPAMP	14	
		3.4.3	DAC output to OPAMP input – offset/bias voltage setting	14	
		3.4.4	DAC output to OPAMP input – internal DAC output redirection to external pin	14	
		3.4.5	OPAMP internal output only to ADC	15	
		3.4.6	OPAMP offset trimming	16	
	3.5	Timing	parameters of OPAMP	16	
4	Pra	ctical us	sage of STM32G4 Series OPAMP peripherals	17	
	4.1	Introdu	ction	17	
	4.2	OPAME	P in stand-alone mode	18	
		4.2.1	Stand-alone Photodiode amplifier application	18	
	4.3	OPAME	P in Follower mode	20	
		4.3.1	Very high impedance sensor acquisition with STM32G4 Series ADC	20	
	4.4	OPAM	P Programmable Gain Amplifier (PGA) mode	22	
		4.4.1	Amplification of small positive signals	23	
		4.4.2	Filtering capacitor option	24	
		4.4.3	Amplification of high impedance small signals on some DC offset	26	
		4.4.4	Example: AC signal modulated on DC offset (sensor)	27	
	4.5	Negati	ive gain with offset	28	



		4.5.1	Amplification of small signals on some DC offset	29
		4.5.2	External bias (offset) control by DAC/ADC	29
5	OPA	AMP Tin	ner controlled multiplexer mode feature	31
	5.1	Prese	ntation	31
	5.2	Dual r	motor control application	32
		5.2.1	Conclusion	34
6	OPA	AMP use	er offset trimming feature	36
7	Con	clusion		37
Rev	vision	history		38



List of figures

Figure 1.	Basic OPAMP representation	. 3
Figure 2.	Inverting amplifier by using OPAMP	. 4
Figure 3.	Internal OPAMP connections in STM32G4 Series	. 6
Figure 4.	Inverting amplifier using an OPAMP	. 7
Figure 5.	Inverting amplifier implementation by OPAMP in the STM32G4 Series	. 7
Figure 6.	Inverting amplifier by using external resistors	. 8
Figure 7.	Non- inverting amplifier using an OPAMP	. 8
Figure 8.	Non-inverting amplifier implementation by OPAMP in the STM32G4 Series	. 9
Figure 9.	Non-inverting amplifier by using external resistors	. 9
Figure 10.	Multiplexer on inverting OPAMP input	10
Figure 11.	Multiplexer on non-inverting OPAMP input	11
Figure 12.	Multiplexer on OPAMP output	11
Figure 13.	Inverting amplifier or non-inverting amplifier with external bias	12
Figure 14.	Non-inverting amplifier with external filter	13
Figure 15.	Inverting amplifier or non-inverting amplifier with external bias and with external filter	
Figure 16.	Internal DAC redirected through OPAMP to output pin – update steps	15
Figure 17.	Internal DAC redirected through OPAMP to output pin – OPAMP slew rate	15
Figure 18.	OPAMP peripheral overview (principle)	17
Figure 19.	Transimpedance amplifier circuitry and Vout plot vs light level	18
Figure 20.	STM32G4 Series OPAMP transimpedance configuration	19
Figure 21.	OPAMP follower mode to ADC example	20
Figure 22.	Current sensing using Hall effect sensor	
Figure 23.	Simplified circuitry example of a non-inverted PGA without input biasing	
Figure 24.	Simplified circuitry example of inverted PGA	22
Figure 25.	STM32G4 Series OPAMP internal circuitry in PGA mode configuration non-inverter	
Figure 26.	Current sensing using grounded shunt resistor	
Figure 27.	ADC conversion comparison when using an AAF	
Figure 28.	Active low-pass filter using STM32G4 Series OPAMP and an external capacitor	25
Figure 29.	1st order low-pass filter frequency response with OPAMP gain x2 and x4	26
Figure 30.	OPAMP using PGA configuration with external capacitor option	26
Figure 31.	DC blocker / AC PGA circuitry with STM32G4 Serie OPAMP	27
Figure 32.	AC gain simulation result (timing)	27
Figure 33.	Frequency response comparison mathematic/measurement/design simulator	
Figure 34.	Simplified circuitry with inverted input	29
Figure 35.	OPAMP PGA inverting connected to DAC and ADC for AC signal amplification	30
Figure 36.	OPAMP multiplexer switch per hardware feature principle	31
Figure 37.	OPAMP multiplexer switch feature signal capture	32
Figure 38.	Dual motors control application overview using STM32G4 Series microcontroller	33
Figure 39.	Dual motors control application timing using STM32G4 Series microcontroller	34
Figure 40.	OPAMP user trimming adjustment in follower mode	36

AN5306 - Rev 1 page 41/43



List of tables

Table 1.	Application levels calculation Sensor/OPAMP/DAC/ADC	29
Table 2.	Document revision history	38

AN5306 - Rev 1 page 42/43



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

AN5306 - Rev 1 page 43/43