

# Timers And ADC

Wednesday, October 21, 2020 7:20 PM

## Crossbar connectivity

**Table 216. Events mapping across timer A to F**

Source	Timer A				Timer B				Timer C				Timer D				Timer E				Timer F				
	CMP1	CMP2	CMP3	CMP4	CMP1	CMP2	CMP3	CMP4	CMP1	CMP2	CMP3	CMP4	CMP1	CMP2	CMP3	CMP4	CMP1	CMP2	CMP3	CMP4	CMP1	CMP2	CMP3	CMP4	
Destination	TA	-	-	-	-	1	2	-	-	-	3	4	-	5	6	-	-	-	-	7	8	-	-	-	9
	TB	1	2	-	-	-	-	-	-	-	-	3	4	-	-	5	6	7	8	-	-	-	-	9	-
	TC	-	1	2	-	-	3	4	-	-	-	-	-	-	5	-	6	-	-	7	8	-	9	-	-
	TD	1	-	-	2	-	3	-	4	-	-	-	5	-	-	-	-	6	-	-	7	8	-	9	-
	TE	-	-	-	1	-	-	2	3	4	5	-	-	6	7	-	-	-	-	-	-	-	-	8	9
	TF	-	-	1	-	2	-	-	3	4	-	-	5	-	-	6	7	-	8	9	-	-	-	-	-

## Blanking

The event blanking and windowing differs so as to have the blanking or windowing done within the output pulse, at a programmable time. The EExFLTR[3:0] codes are depending on the UDM bit setting, as per the [Table 221](#) below. Whenever the roll-over event is used for blanking or windowing, the ROM[1:0] programming applies for defining when it is generated.

**Table 221. EExFLTR[3:0] codes depending on UDM bit setting**

EExFLTR[3:0]	Up-counting mode (UDM = 0)	Up/down-counting mode (UDM = 1)
0010	Blanking from counter reset/roll-over to compare 2	Blanking from compare 1 to compare 2, only during the up-counting phase
0100	Blanking from counter reset/roll-over to compare 4	Blanking from compare 3 to compare 4, only during the up-counting phase
1101	Windowing from counter reset/roll-over to compare 2	Windowing from compare 2 to compare 3, only during the up-counting phase
1110	Windowing from counter reset/roll-over to compare 3	Windowing from compare 2 to compare 3, only during the down-counting phase
1111	Windowing from another timing unit: TIMWIN source (see Table 19 for details)	Windowing from compare 2 during the up-counting phase to compare 3 during the down-counting phase

They can also be filtered to have an action limited in time, usually related to the counting period. Two operations can be performed:


- blanking, to mask external events during a defined time period,
- windowing, to enable external events only during a defined time period.

These modes are enabled using HRTIM\_EExFLTR[3:0] bits in the HRTIM\_EEFxR1 and HRTIM\_EEFxR2 registers. Each of the 5 timer A..F timing units has its own programmable filter settings for the 10 external events.

### Blanking mode

In event blanking mode (see [Figure 219](#)), the external event is ignored if it happens during a given blanking period. This is convenient, for instance, to avoid a current limit to trip on switching noise at the beginning of a PWM period. This mode is active for EExFLTR[3:0] bitfield values ranging from 0001 to 1100.

**Figure 219. Event blanking mode**



The blanking signal comes from several sources:

- the timer itself: the blanking lasts from the counter reset to the compare match (EExFLTR[3:0] = 0001 to 0100 for compare 1 to compare 4). In up/down mode (UDM bit set to 1), the counter reset event is defined as per the ROM[1:0] bit setting.
- from other timing units (EExFLTR[3:0] = 0101 to 1100): the blanking lasts from the selected timing unit counter reset to one of its compare match, or can be fully programmed as a waveform on Tx2 output. In this case, events are masked as long as the Tx2 signal is inactive (it is not necessary to have the output enabled, the signal is taken prior to the output stage).

The EExFLTR[3:0] configurations from 0101 to 1100 are referred to as TIMFLTR1 to TIMFLTR8 in the bit description, and differ from one timing unit to the other. [Table 224](#) gives the 8 available options per timer: CMPx refers to blanking from counter reset to compare match, Tx2 refers to the timing unit TIMx output 2 waveform defined with HRTIM\_SETx2 and HRTIM\_RSTx2 registers. For instance, timer B (TIMFLTR6) is timer C output 2 waveform.


**Table 224. Filtering signals mapping per timer**

Source		Timer A				Timer B				Timer C				Timer D				Timer E				Timer F			
		CMP1	CMP2	CMP4	TA2	CMP1	CMP2	CMP4	TB2	CMP1	CMP2	CMP4	TC2	CMP1	CMP2	CMP4	TD2	CMP1	CMP2	CMP4	TE2	CMP1	CMP2	CMP4	TF2
Destination	Timer A	-	-	-	-	1	-	2	3	4	-	5	-	7	-	-	-	-	8	-	-	6	-	-	-
	Timer B	1	-	2	3	-	-	-	-	4	5	-	-	-	7	-	-	8	-	-	-	-	6	-	-
	Timer C	-	1	-	-	2	-	3	-	-	-	-	-	5	-	6	7	-	-	8	-	4	-	-	-
	Timer D	1	-	-	-	-	2	-	-	3	4	-	5	-	-	-	-	6	-	7	8	-	-	-	8
	Timer E	-	1	-	-	2	-	-	-	3	-	-	-	6	-	7	8	-	-	-	-	-	-	4	5
	Timer F	-	-	1	-	-	2	-	-	-	-	3	-	-	4	5	-	6	-	7	8	-	-	-	-

## Windowing mode

In event windowing mode, the event is taken into account only if it occurs within a given time window, otherwise it is ignored. This mode is active for EExFLTR[3:0] ranging from 1101 to 1111.

**Figure 223. Event windowing mode**



EExLTCH bit in EEFxR1 and EEFxR2 registers allows to latch the signal, if set to 1: in this case, an event is accepted if it occurs during the window but is delayed at the end of it.

- If EExLTCH bit is reset and the signal occurs during the window, it is passed through directly.
- If EExLTCH bit is reset and no signal occurs, a timeout event is generated at the end of the window.

A use case of the windowing mode is to filter synchronization signals. The timeout generation allows to force a default synchronization event, when the expected synchronization event is lacking (for instance during a converter start-up).

There are 3 sources for each external event windowing, coded as follows:

- 1101 and 1110: the windowing lasts from the counter reset to the compare match (respectively compare 2 and compare 3). In up/down mode (UDM bit set to 1), the counter reset event is defined as per the ROM[1:0] bit setting.
- 1111: the windowing is related to another timing unit and lasts from its counter reset to its compare 2 match. The source is described as TIMWIN in the bit description and is given in [Table 225](#). As an example, the external events in timer B can be filtered by a window starting from timer A counter reset to timer A compare 2.

**Table 225. Windowing signals mapping per timer (EEFLTR[3:0] = 1111)**

Destination	Timer A	Timer B	Timer C	Timer D	Timer E	Timer F
TIMWIN (source)	Timer B CMP2	Timer A CMP2	Timer D CMP2	Timer C CMP2	Timer F CMP2	Timer E CMP2

HRTIM\_EEFxR1



Bits 4:1 **EE1FLTR[3:0]**: External event 1 filter

- 0000: No filtering
- 0001: Blanking from counter reset/roll-over to compare 1
- 0010: Blanking from counter reset/roll-over to compare 2 in up-counting mode (UDM bit reset)  
In up-down counting mode (UDM bit set): blanking from compare 1 to compare 2, only during the up-counting phase.
- 0011: Blanking from counter reset/roll-over to compare 3
- 0100: Blanking from counter reset/roll-over to compare 4
- 0100: Blanking from counter reset/roll-over to compare 4 in up-counting mode (UDM bit reset)  
In up-down counting mode (UDM bit set): blanking from compare 3 to compare 4, only during the up-counting phase.
- 0101: Blanking from another timing unit: TIMFLTR1 source (see [Table 224](#) for details)
- 0110: Blanking from another timing unit: TIMFLTR2 source (see [Table 224](#) for details)
- 0111: Blanking from another timing unit: TIMFLTR3 source (see [Table 224](#) for details)
- 1000: Blanking from another timing unit: TIMFLTR4 source (see [Table 224](#) for details)
- 1001: Blanking from another timing unit: TIMFLTR5 source (see [Table 224](#) for details)
- 1010: Blanking from another timing unit: TIMFLTR6 source (see [Table 224](#) for details)
- 1011: Blanking from another timing unit: TIMFLTR7 source (see [Table 224](#) for details)
- 1100: Blanking from another timing unit: TIMFLTR8 source (see [Table 224](#) for details)
- 1101: Windowing from counter reset/roll-over to compare 2 in up-counting mode (UDM bit reset)  
In up-down counting mode (UDM bit set): windowing from compare 2 to compare 3, only during the up-counting phase.
- 1110: Windowing from counter reset/roll-over to compare 3 in up-counting mode (UDM bit reset)  
In up-down counting mode (UDM bit set): windowing from compare 2 to compare 3, only during the down-counting phase.
- 1111: Windowing from another timing unit: TIMWIN source (see [Table 225](#) for details) in up-counting mode (UDM bit reset)  
In up-down counting mode (UDM bit set): windowing from compare 2 during the up-counting phase to compare 3 during the down-counting phase.

*Note: Whenever a compare register is used for filtering, the value must be strictly above 0.*

*This bitfield must not be modified once the counter is enabled (TxCEN bit set)*

## HRTIM\_TIMxCR2

Bits 7:6 **ROM[1:0]**: Roll-over mode

This bit defines when the roll-over is generated, in up-down counting mode. It only concerns the roll-over event with the following destinations: update trigger (to transfer content from preload to active registers), IRQ and DMA requests, repetition counter decrement and external event filtering.

- 00: Event generated when the counter is equal to 0 or to HRTIM\_PERxR value
- 01: Event generated when the counter is equal to 0
- 10: Event generated when the counter is equal to HRTIM\_PERxR
- 11: Reserved

*Note: This setting only applies when the UDM bit is set. It is not significant otherwise.*

*Note: This bitfield cannot be changed once the timer is operating (TxEN bit set).*