

OV2640/OV2141 CMOS UXGA (2.0 MegaPixel) CAMERACHIP™ Sensor with OmniPixel2™ Technology

General Description

The OV2640/OV2141 CAMERACHIP™ image sensor is a low voltage CMOS device that provides the full functionality of a single-chip UXGA (1632x1232) camera and image processor in a small footprint package. The OV2640/OV2141 provides full-frame, sub-sampled, scaled or windowed 8-bit/10-bit images in a wide range of formats, controlled through the Serial Camera Control Bus (SCCB) interface.

This product has an image array capable of operating at up to 15 frames per second (fps) in UXGA resolution with complete user control over image quality, formatting and output data transfer. All required image processing functions, including exposure control, gamma, white balance, color saturation, hue control, white pixel canceling, noise canceling, and more, are also programmable through the SCCB interface. The OV2640/OV2141 also includes a compression engine for increased processing power. In addition, OmniVision CAMERACHIP sensors use proprietary sensor technology to improve image quality by reducing or eliminating common lighting/electrical sources of image contamination, such as fixed pattern noise, smearing, etc., to produce a clean, fully stable color image.



Note: The OV2640/OV2141 uses a lead-free package.

Features

- High sensitivity for low-light operation
- Low operating voltage for embedded portable apps
- Standard SCCB interface
- Output support for Raw RGB, RGB (RGB565/555), GRB422, YUV (422/420) and YCbCr (4:2:2) formats
- Supports image sizes: UXGA, SXGA, SVGA, and any size scaling down from SXGA to 40x30
- VarioPixel® method for sub-sampling
- Automatic image control functions including Automatic Exposure Control (AEC), Automatic Gain Control (AGC), Automatic White Balance (AWB), Automatic Band Filter (ABF), and Automatic Black-Level Calibration (ABLC)
- Image quality controls including color saturation, gamma, sharpness (edge enhancement), lens correction, white pixel canceling, noise canceling, and 50/60 Hz luminance detection
- Line optical black level output capability
- Video or snapshot operation
- Zooming, panning, and windowing functions
- Internal/external frame synchronization
- Variable frame rate control
- Supports LED and flash strobe mode
- Supports scaling
- Supports compression
- Embedded microcontroller

Ordering Information

Product	Package
OV02640-VL9A (Color, lead-free)	38-pin CSP2
OV02141-VL9A (B&W, lead-free)	38-pin CSP2


Applications

- Cellular and Camera Phones
- Toys
- PC Multimedia
- Digital Still Cameras

Key Specifications

Array Size	UXGA	1600 x 1200
	Core	1.3VDC ± 5%
	Analog	2.5 ~ 3.0VDC
Power Supply	I/O	1.7V to 3.3V
	Active	125 mW (for 15 fps, UXGA YUV mode)
Power Requirements	Standby	140 mW (for 15 fps, UXGA compressed mode)
		900 µA
Temperature Range	Stable Image	0°C to 50°C
Output Formats (8-bit)		<ul style="list-style-type: none"> • YUV(422/420)/YCbCr422 • RGB565/555 • 8-bit compressed data • 8-/10-bit Raw RGB data
Lens Size		1/4"
Chief Ray Angle		25° non-linear
Maximum Image Transfer Rate	UXGA/SXGA	15 fps
	SVGA	30 fps
	CIF	60 fps
Sensitivity		0.6 V/Lux-sec
S/N Ratio		40 dB
Dynamic Range		50 dB
Scan Mode		Progressive
Maximum Exposure Interval		1247 x t _{ROW}
Gamma Correction		Programmable
Pixel Size		2.2 µm x 2.2 µm
Dark Current		15 mV/s at 60°C
Well Capacity		12 Ke
Fixed Pattern Noise		<1% of V _{PEAK-TO-PEAK}
Image Area		3590 µm x 2684 µm
Package Dimensions		5725 µm x 6285 µm

Figure 1 OV2640/OV2141 Pin Diagram (Top View)¹




¹ OV2640 pin diagram © 2008 OmniVision Technologies, Inc.

Functional Description

Figure 2 shows the functional block diagram of the OV2640/OV2141 image sensor. The OV2640/OV2141 includes:

- Image Sensor Array (1632 x 1232 total image array)
- Analog Signal Processor
- 10-Bit A/D Converters
- Digital Signal Processor (DSP)
- Output Formatter
- Compression Engine
- Microcontroller
- SCCB Interface
- Digital Video Port

Figure 2 Functional Block Diagram




2640CSP_DS_002

Image Sensor Array

The OV2640/OV2141 sensor has an image array of 1632 columns by 1232 rows (2,010,624 pixels). Figure 3 shows a cross-section of the image sensor array.

Figure 3 Sensor Array Region Color Filter Layout



The color filters are arranged in a Bayer pattern. The primary color BG/GR array is arranged in line-alternating fashion. Of the 2,010,624 pixels, 1,991,040 (1632x1220) are active. The other pixels are used for black level calibration and interpolation.

The sensor array design is based on a field integration read-out system with line-by-line transfer and an electronic shutter with a synchronous pixel read-out scheme.

Analog Amplifier

When the column sample/hold circuit has sampled one row of pixels, the pixel data will shift out one-by-one into an analog amplifier.

Gain Control

The amplifier gain can either be programmed by the user or controlled by the internal automatic gain control circuit (AGC).

10-Bit A/D Converters

After the analog amplifier, the bayer pattern Raw signal is fed to two 10-bit analog-to-digital (A/D) converters, one for G channel and one shared by the BR channels. These A/D converters operate at speeds up to 20 MHz and are fully synchronous to the pixel rate (actual conversion rate is related to the frame rate).

Channel Balance

The amplified signals are then balanced with a channel balance block. In this block, the Red/Blue channel gain is increased or decreased to match Green channel luminance level.

Balance Control

Channel Balance can be done manually by the user or by the internal automatic white balance (AWB) controller.


Black Level Compensation

After the pixel data has been digitized, black level calibration can be applied before the data is output. The black level calibration block subtracts the average signal level of optical black pixels to compensate for the dark current in the pixel output. The user can disable black level calibration.

Windowing

The OV2640/OV2141 allows the user to define window size or region of interest (ROI), as required by the application. Window size setting (in pixels) ranges from 2 x 4 to 1632 x 1220 (UXGA) or 2 x 2 to 818 x 610 (SVGA), and 408 x 304 (CIF), and can be anywhere inside the 1632 x 1220 boundary. Note that modifying window size or window position does not alter the frame or pixel rate. The windowing control merely alters the assertion of the HREF signal to be consistent with the programmed horizontal and vertical ROI. The default window size is 1600 x 1200. Refer to Figure 4 and registers HREFST, HREFEND, REG32, VSTRT, VEND, and COM1 for details.

Figure 4 Windowing



Zooming and Panning Mode

The OV2640/OV2141 provides zooming and panning modes. The user can select this mode under SVGA/CIF mode timing. The related zoom ratios will be 2:1 of UXGA for SVGA and 4:1 of UXGA for CIF. Registers **ZOOMS**[7:0] (0x49) and **COM19**[1:0] (0x48) define the vertical line start point. Register **ARCOM2**[2] (0x34) defines the horizontal start point.


Sub-sampling Mode

The OV2640/OV2141 supports two sub-sampling modes. Each sub-sampling mode has different resolution and maximum frame rate. These modes are described in the following sections.

SVGA mode

The OV2640/OV2141 can be programmed to output 800 x 600 (SVGA) sized images for applications where higher resolution image capture is not required. In this mode, both horizontal and vertical pixels will be sub-sampled with an aspect ratio of 4:2 as shown in Figure 5.


Figure 5 SVGA Sub-Sampling Mode



CIF Mode

The OV2640/OV2141 can also operate at a higher frame rate to output 400 x 296 sized images. Figure 6 shows the sub-sampling diagram in both horizontal and vertical directions for CIF mode.

Figure 6 CIF Sub-Sampling Mode



Timing Generator and Control Logic

In general, the timing generator controls the following:

- [Frame Exposure Mode Timing](#)
- [Frame Rate Adjust](#)
- [Frame Rate Timing](#)

Frame Exposure Mode Timing

The OV2640/OV2141 supports frame exposure mode. Typically, the frame exposure mode must work with the aid of an external shutter.

The frame exposure pin, **FREX** (pin B2), is the frame exposure mode enable pin and the **EXPST_B** pin (pin A2) serves as the sensor's exposure start trigger. When the external master device asserts the **FREX** pin high, the sensor array is quickly pre-charged and stays in reset mode until the **EXPST_B** pin goes low (sensor exposure time can be defined as the period between **EXPST_B** low and shutter close). After the **FREX** pin is pulled low, the video data stream is then clocked to the output port in a line-by-line manner. After completing one frame of data

output, the OV2640/OV2141 will output continuous live video data unless in single frame transfer mode. [Figure 16](#) and [Figure 17](#) show the detailed timing and [Table 11](#) shows the timing specifications for this mode.

Frame Rate Adjust

The OV2640/OV2141 offers three methods for frame rate adjustment:

- Clock prescaler: (see [“CLKRC” on page 22](#))
By changing the system clock divide ratio and PLL, the frame rate and pixel rate will change together. This method can be used for dividing the frame/pixel rate by: 1/2, 1/3, 1/4 ... 1/64 of the input clock rate.
- Line adjustment: (see [“REG2A” on page 24](#) and [“FRARL” on page 24](#))
By adding a dummy pixel timing in each line (between HREF and pixel data out), the frame rate can be changed while leaving the pixel rate as is.
- Vertical sync adjustment:
By adding dummy line periods to the vertical sync period (see [“ADDVSL” on page 24](#) and [“ADDVSH” on page 25](#) or see [“FLL” on page 25](#) and [“FLH” on page 25](#)), the frame rate can be altered while the pixel rate remains the same.

Frame Rate Timing

Default frame timing is illustrated in [Figure 13](#), [Figure 14](#), and [Figure 15](#). Refer to [Table 1](#) for the actual pixel rate at different frame rates.

Table 1 Frame/Pixel Rates in UXGA Mode

Frame Rate (fps)	15	7.5	2.5	1.25
PCLK (MHz)	36	18	6	3

Digital Signal Processor (DSP)

This block controls the interpolation from Raw data to RGB and some image quality control.

- Edge enhancement (a two-dimensional high pass filter)
- Color space converter (can change Raw data to RGB or YUV/YCbCr)
- RGB matrix to eliminate color cross talk
- Hue and saturation control
- Programmable gamma control
- Transfer 10-bit data to 8-bit
- White pixel canceling
- De-noise

Output Formatter

This block controls all output and data formatting required prior to sending the image out.

Scaling Image Output


The OV2640/OV2141 is capable of scaling down the image size from CIF to 40x30. By using SCCB registers, the user can output the desired image size. At certain image sizes, HREF is not consistent in a frame.

Compression Engine

As shown in [Figure 7](#), the Compression Engine consists of three major blocks:

- DCT
- QZ
- Entropy Encoder

Figure 7 Compression Engine Block Diagram



Microcontroller

The OV2640 embeds an 8-bit microcontroller with 512-byte data memory and 4 KB program memory. It provides the flexibility of decoding protocol commands from the host for controlling the system, as well as the ability to fine tune image quality.

SCCB Interface

The Serial Camera Control Bus (SCCB) interface controls the CAMERACHIP sensor operation. Refer to [OmniVision Technologies Serial Camera Control Bus \(SCCB\) Specification](#) for detailed usage of the serial control port.

Strobe Mode

The OV2640/OV2141 has a Strobe mode that allows it to work with an external flash and LED.

Reset

The OV2640/OV2141 includes a **RESETB** pin (pin C6) that forces a complete hardware reset when it is pulled low (GND). The OV2640/OV2141 clears all registers and resets them to their default values when a hardware reset occurs. A reset can also be initiated through the SCCB interface.

Power Down Mode

Two methods are available to place the OV2640/OV2141 into power-down mode: hardware power-down and SCCB software power-down.

To initiate hardware power-down, the **PWDN** pin (pin B6) must be tied to high. When this occurs, the OV2640/OV2141 internal device clock is halted and all internal counters are reset.


Executing a software power-down through the SCCB interface suspends internal circuit activity but does not halt the device clock. All register content is maintained in standby mode.

Digital Video Port

MSB/LSB Swap

The OV2640/OV2141 has a 10-bit digital video port. The MSB and LSB can be swapped with the control registers. [Figure 8](#) shows some examples of connections with external devices.

Figure 8 Connection Examples




Line/Pixel Timing

The OV2640/OV2141 digital video port can be programmed to work in either master or slave mode.

In both master and slave modes, pixel data output is synchronous with PCLK (or MCLK if port is a slave), HREF, and VSYNC. The default PCLK edge for valid data is the negative edge but may be programmed using register **COM10[4]** for the positive edge. Basic line/pixel output timing and pixel timing specifications are shown in [Figure 12](#) and [Table 10](#).

Also, using register **COM10[5]**, PCLK output can be gated by the active video period defined by the HREF signal. See [Figure 9](#) for details.

Figure 9 PCLK Output Only at Valid Pixels



The specifications shown in [Table 10](#) apply for DVDD = +1.2 V, DOVDD = +2.8 V, T_A = 25°C, sensor working at 15 fps, external loading = 20 pF.

Pixel Output Pattern

[Table 2](#) shows the output data order from the OV2640/OV2141. The data output sequence following the first HREF and after VSYNC is: B_{0,0} G_{0,1} B_{0,2} G_{0,3}... B_{0,1598} G_{0,1599}. After the second HREF the output is G_{1,0} R_{1,1} G_{1,2} R_{1,3}... G_{1,1598} R_{1,1599}..., etc. If the OV2640/OV2141 is programmed to output SVGA resolution data, horizontal and vertical sub-sampling will occur. The default output sequence for the first line of output will be: B_{0,0} G_{0,1} B_{0,4} G_{0,5}... B_{0,1596} G_{0,1597}. The second line of output will be: G_{1,0} R_{1,1} G_{1,4} R_{1,5}... G_{1,1596} R_{1,1597}.

Table 2 Data Pattern

R/C	0	1	2	3	...	1598	1599
0	B _{0,0}	G _{0,1}	B _{0,2}	G _{0,3}	...	B _{0,1598}	G _{0,1599}
1	G _{1,0}	R _{1,1}	G _{1,2}	R _{1,3}	...	G _{1,1598}	R _{1,1599}
2	B _{2,0}	G _{2,1}	B _{2,2}	G _{2,3}	...	B _{2,1598}	G _{2,1599}
3	G _{3,0}	R _{3,1}	G _{3,2}	R _{3,3}	...	G _{3,1598}	R _{3,1599}
.					.		
.					.		
1198	B _{1198,0}	G _{1198,1}	B _{1198,2}	G _{1198,3}	...	B _{1198,1598}	G _{1198,1599}
1199	G _{1199,0}	R _{1199,1}	G _{1199,2}	R _{1199,3}	...	G _{1199,1598}	R _{1199,1599}

Pin Description¹

Table 3 Pin Description


Pin Location	Name	Pin Type	Function/Description
A1	DOGND	Ground	Ground for digital video port
A2	EXPST_B	Input	Snapshot Exposure Start Trigger 0: Sensor starts exposure (only effective in snapshot mode) 1: Sensor stays in reset mode <i>Note: There is no internal pull-up/pull-down resistor.</i>
A3	AGND	Ground	Ground for analog circuit
A4	SGND	Ground	Ground for sensor array
A5	VREFN	Reference	Internal analog reference - connect to ground using a 0.1 μ F capacitor
A6	STROBE	I/O	Flash control output Default: Input <i>Note: There is no internal pull-up/pull-down resistor.</i>
B1	DOVDD	Power	Power for digital video port
B2	FREX	Input	Snapshot trigger - use to activate a snapshot sequence <i>Note: There is no internal pull-up/pull-down resistor.</i>
B3	AVDD	Power	Power for analog circuit
B4	SVDD	Power	Power for sensor array
B5	SVDD	Power	Power for sensor array
B6	PWDN	Input	Power-down mode enable, active high <i>Note: There is no internal pull-up/pull-down resistor. If this pin is not used, connect to DGND using an external pull-down resistor.</i>
C1	SIO_D	I/O	SCCB serial interface data I/O
C2	SIO_C	Input	SCCB serial interface clock input <i>Note: There is no internal pull-up/pull-down resistor.</i>
C3	HREF	I/O	Horizontal reference output Default: Input <i>Note: There is no internal pull-up/pull-down resistor.</i>
C4	XVCLK	Input	System clock input <i>Note: There is no internal pull-up/pull-down resistor.</i>
C5	VREFH	Reference	Internal analog reference - connect to ground using a 0.1 μ F capacitor
C6	RESETB	Input	Reset mode, active low <i>Note: There is no internal pull-up/pull-down resistor. If this pin is not used, connect to DOVDD using an external pull-up resistor.</i>
D2	VSYNC	I/O	Vertical synchronization output Default: Input <i>Note: There is no internal pull-up/pull-down resistor.</i>
D6	NC	–	No connection

¹ OV2640/OV2141 pin description list © 2008 OmniVision Technologies, Inc.

Table 3 Pin Description (Continued)

Pin Location	Name	Pin Type	Function/Description
E1	Y1	I/O	Video port output bit[1] Default: Input <i>Note: There is no internal pull-up/pull-down resistor.</i>
E2	Y0	I/O	Video port output bit[0] Default: Input <i>Note: There is no internal pull-up/pull-down resistor.</i>
E3	PCLK	I/O	Pixel clock output Default: Input <i>Note: There is no internal pull-up/pull-down resistor.</i>
E4	EGND	Ground	Ground for internal regulator
E5	Y6	I/O	Video port output bit[6] Default: Input <i>Note: There is no internal pull-up/pull-down resistor.</i>
E6	DGND	Ground	Ground for digital core
F1	EVDD	Power	Power for internal regulator
F2	DVDD	Power	Sensor digital power (Core)
F3	Y2	I/O	Video port output bit[2] Default: Input <i>Note: There is no internal pull-up/pull-down resistor.</i>
F4	Y4	I/O	Video port output bit[4] Default: Input <i>Note: There is no internal pull-up/pull-down resistor.</i>
F5	Y8	I/O	Video port output bit[8] Default: Input <i>Note: There is no internal pull-up/pull-down resistor.</i>
F6	DVDD	Power	Sensor digital power (Core)
G1	EVDD	Power	Power for internal regulator
G2	DGND	Ground	Ground for digital core
G3	Y3	I/O	Video port output bit[3] Default: Input <i>Note: There is no internal pull-up/pull-down resistor.</i>
G4	Y5	I/O	Video port output bit[5] Default: Input <i>Note: There is no internal pull-up/pull-down resistor.</i>
G5	Y7	I/O	Video port output bit[7] Default: Input <i>Note: There is no internal pull-up/pull-down resistor.</i>
G6	Y9	I/O	Video port output bit[9] Default: Input <i>Note: There is no internal pull-up/pull-down resistor.</i>

Figure 10 Pinout Diagram¹



2640CSP_DS_010

Table 4 Ball Matrix

	1	2	3	4	5	6
A	DOGND	EXPST_B	AGND	SGND	VREFN	STROBE
B	DOVDD	FREX	AVDD	SVDD	SVDD	PWDN
C	SIO_D	SIO_C	HREF	XVCLK	VREFN	RESETB
D		VSYNC				NC
E	Y1	Y0	PCLK	EGND	Y6	DGND
F	EVDD	DVDD	Y2	Y4	Y8	DVDD
G	EVDD	DGND	Y3	75	Y7	Y9

¹ OV2640/OV2141 pin diagram © 2008 OmniVision Technologies, Inc.

Electrical Characteristics

Table 5 Absolute Maximum Ratings

Ambient Storage Temperature		-40°C to +95°C
Supply Voltages (with respect to Ground)	V _{DD-A}	4.5V
	V _{DD-C}	3V
	V _{DD-IO}	4.5V
All Input/Output Voltages (with respect to Ground)		-0.3V to V _{DD-IO} +1V
Lead-free Temperature, Surface-mount process		245°C

NOTE: Exceeding the Absolute Maximum ratings shown above invalidates all AC and DC electrical specifications and may result in permanent device damage.

Table 6 DC Characteristics (-30°C < T_A < 70°C)

Symbol	Parameter	Min	Typ	Max	Unit
Supply					
V _{DD-A}	Supply voltage	2.5 ^a	2.8	3.0	V
V _{DD-D}	Supply voltage	1.24	1.3	1.36	V
V _{DD-IO}	Supply voltage ^b	1.71	2.8	3.3	V
I _{DDA-A}	Active (operating) current ^c		30	40	mA
I _{DDA-D}	Active (operating) current ^c		30 (YUV) 45 (Compressed)	40 (YUV) 60 (Compressed)	mA
I _{DDA-IO}	Active (operating) current ^c		6	15	mA
I _{DDS-SCCB}	Standby current ^d		1	2	mA
I _{DDS-PWDN}			900	2000	µA
Digital Inputs					
V _{IL}	Input voltage LOW			0.54	V
V _{IH}	Input voltage HIGH	1.26			V
C _{IN}	Input capacitor			10	pF
Digital Outputs (standard loading 25 pF)					
V _{OH}	Output voltage HIGH	1.62			V
V _{OL}	Output voltage LOW			0.18	V
Serial Interface Inputs					
V _{IL}	SIO_C and SIO_D	-0.5	0	0.54	V
V _{IH}	SIO_C and SIO_D	1.26	1.8	2.3	V

- If using internal regulator for DVDD, V_{DD-A} requires greater than or equal to 2.65V
- 1.8V I/O is supported. Contact your local OmniVision FAE for further details.
- At 25°C, V_{DD-A} = 2.8V, V_{DD-D} = 1.3V, and V_{DD-IO} = 1.8V for 15 fps in UXGA mode
- I_{DDS-SCCB} refers to SCCB-initiated Standby, while I_{DDS-PWDN} refers to PWDN pad-initiated Standby

Table 7 AC Characteristics ($T_A = 25^\circ\text{C}$, $V_{DD-A} = 2.8\text{V}$)


Symbol	Parameter	Min	Typ	Max	Unit
ADC Parameters					
B	Analog bandwidth		20		MHz
DLE	DC differential linearity error		0.5		LSB
ILE	DC integral linearity error		1		LSB
	Settling time for hardware reset			<1	ms
	Settling time for software reset			<1	ms
	Settling time for UXGA/SVGA mode change			<1	ms
	Settling time for register setting			<300	ms

Table 8 Timing Characteristics

Symbol	Parameter	Min	Typ	Max	Unit
Oscillator and Clock Input					
f_{osc}	Frequency (XVCLK)	6	24		MHz
t_r, t_f	Clock input rise/fall time			5	ns
	Clock input duty cycle	45	50	55	%

Timing Specifications

Figure 11 SCCB Interface Timing Diagram



2640CSP_DS_011

Table 9 SCCB Interface Timing Specifications

Symbol	Parameter	Min	Typ	Max	Unit
f_{SIO_C}	Clock frequency			400	KHz
t_{LOW}	Clock low period	1.3			μs
t_{HIGH}	Clock high period	600			ns
t_{AA}	SIO_C low to data out valid	100		900	ns
t_{BUF}	Bus free time before new START	1.3			μs
$t_{HD:STA}$	START condition hold time	600			ns
$t_{SU:STA}$	START condition setup time	600			ns
$t_{HD:DAT}$	Data in hold time	0			μs
$t_{SU:DAT}$	Data in setup time	100			ns
$t_{SU:STO}$	STOP condition setup time	600			ns
t_R, t_F	SCCB rise/fall times			300	ns
t_{DH}	Data out hold time	50			ns

Figure 12 UXGA, SVGA, and CIF Line/Pixel Output Timing




Table 10 Pixel Timing Specifications

Symbol	Parameter	Min	Typ	Max	Unit
t_p	PCLK period ^a		27.78		ns
t_{pr}	PCLK rising time ^a	1.2	2.2	3.2	ns
t_{pf}	PCLK falling time ^a	0.8	1.6	2.4	ns
t_{dphr}	PCLK negative edge to HREF rising edge	0		5	ns
t_{dphf}	PCLK negative edge to HREF negative edge	0		5	ns
t_{dpd}	PCLK negative edge to data output delay	0		5	ns
t_{su}	Data bus setup time	15			ns
t_{hd}	Data bus hold time	8			ns

a. PCLK running at 36MHz, CL = 20pF, and DOVDD = 1.8V

Figure 13 UXGA Frame Timing




Figure 14 SVGA Frame Timing




Figure 15 CIF Mode Frame Timing






Figure 16 Frame Exposure Mode Timing with EXPST_B Staying Low



2640CSP_DS_016

Figure 17 Frame Exposure Mode Timing with EXPST_B Asserted



2640CSP_DS_017


Table 11 Frame Exposure Timing Specifications

Symbol	Min	Typ	Max	Unit
tline		1922 (UXGA)		tp
tvs		4		tline
tdfvr	8		9	tp
tdhv		38964 (UXGA)		tp
tdhso	0			ns
tdef	20			tp
tdes	8		1900 (UXGA)	tp

NOTE 1) FREX must stay high long enough to ensure the entire sensor has been reset.
 2) Shutter must be closed no later than 3896 tp after VSYNC falling edge.

OV2640/OV2141 Light Response

Figure 18 OV2640/OV2141 Light Response



2640CSP_DS_018

Confidential

Register Set

Table 12 and Table 13 provides a list and description of the Device Control registers contained in the OV2640/OV2141. For all register Enable/Disable bits, ENABLE = 1 and DISABLE = 0. The device slave addresses are 60 for write and 61 for read.

There are two different sets of register banks. Register 0xFF controls which set is accessible. When register 0xFF=00, Table 12 is effective. When register 0xFF=01, Table 13 is effective.

Table 12 Device Control Register List (when 0xFF = 00) (Sheet 1 of 4)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
00-04	RSVD	XX	–	Reserved
05	R_BYPASS	0x1	RW	Bypass DSP Bit[7:1]: Reserved Bit[0]: Bypass DSP select 0: DSP 1: Bypass DSP, sensor out directly
06-43	RSVD	XX	–	Reserved
44	Qs	0C	RW	Quantization Scale Factor
45-4F	RSVD	XX	–	Reserved
50	CTRLI[7:0]	00	RW	Bit[7]: LP_DP Bit[6]: Round Bit[5:3]: V_DIVIDER Bit[2:0]: H_DIVIDER
51	HSIZE[7:0]	40	RW	H_SIZE[7:0] (real/4)
52	VSIZE[7:0]	F0	RW	V_SIZE[7:0] (real/4)
53	XOFFL[7:0]	00	RW	OFFSET_X[7:0]
54	YOFFL[7:0]	00	RW	OFFSET_Y[7:0]
55	VHYX[7:0]	08	RW	Bit[7]: V_SIZE[8] Bit[6:4]: OFFSET_Y[10:8] Bit[3]: H_SIZE[8] Bit[2:0]: OFFSET_X[10:8]
56	DPRP[7:0]	00	RW	Bit[7:4]: DP_SELY Bit[3:0]: DP_SELX
57	TEST[3:0]	00	RW	Bit[7]: H_SIZE[9] Bit[6:0]: Reserved
5A	ZMOW[7:0]	58	RW	OUTW[7:0] (real/4)
5B	ZMOH[7:0]	48	RW	OUTH[7:0] (real/4)
5C	ZMHH[1:0]	00	RW	Bit[7:4]: ZMSPD (zoom speed) Bit[2]: OUTH[8] Bit[1:0]: OUTW[9:8]
5D-7B	RSVD	XX	–	Reserved
7C	BPADDR[3:0]	00	RW	SDE Indirect Register Access: Address

Table 12 Device Control Register List (when 0xFF = 00) (Sheet 2 of 4)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
7D	Bpdata[7:0]	00	RW	SDE Indirect Register Access: Data
7E-85	RSVD	XX	–	Reserved
86	CTRL2	0D	RW	Module Enable Bit[7:6]: Reserved Bit[5]: DCW Bit[4]: SDE Bit[3]: UV_ADJ Bit[2]: UV_AVG Bit[1]: Reserved Bit[0]: CMX
87	CTRL3	50	RW	Module Enable Bit[7]: BPC Bit[6]: WPC Bit[5:0]: Reserved
88-8B	RSVD	XX	–	Reserved
8C	SIZE[5:0]	00	RW	{HSIZE[11], HSIZE[2:0], VSIZE[2:0]}
8D-BF	RSVD	XX	–	Reserved
C0	HSIZE8[7:0]	80	RW	Image Horizontal Size HSIZE[10:3]
C1	VSIZE8[7:0]	60	RW	Image Vertical Size VSIZE[10:3]
C2	CTRL0	0C	RW	Module Enable Bit[7]: AEC_EN Bit[6]: AEC_SEL Bit[5]: STAT_SEL Bit[4]: VFIRST Bit[3]: YUV422 Bit[2]: YUV_EN Bit[1]: RGB_EN Bit[0]: RAW_EN
C3	CTRL1	FF	RW	Module Enable Bit[7]: CIP Bit[6]: DMY Bit[5]: RAW_GMA Bit[4]: DG Bit[3]: AWB Bit[2]: AWB_GAIN Bit[1]: LENC Bit[0]: PRE
C4-D2	RSVD	XX	–	Reserved

Table 12 Device Control Register List (when 0xFF = 00) (Sheet 3 of 4)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
D3	R_DVP_SP	82	RW	Bit[7]: Auto mode Bit[6:0]: DVP output speed control DVP PCLK = sysclk (48)/[6:0] (YUV0); = sysclk (48)/(2*[6:0]) (RAW)
D4-D9	RSVD	XX	–	Reserved
DA	IMAGE_MODE	00	RW	Image Output Format Select Bit[7]: Reserved Bit[6]: Y8 enable for DVP Bit[5]: Reserved Bit[4]: JPEG output enable 0: Non-compressed 1: JPEG output Bit[3:2]: DVP output format 00: YUV422 01: RAW10 (DVP) 10: RGB565 11: Reserved Bit[1]: HREF timing select in DVP JPEG output mode 0: HREF is same as sensor 1: HREF = VSYNC Bit[0]: Byte swap enable for DVP 0: High byte first YUYV (C2[4]=0) YVYU (C2[4] = 1) 1: Low byte first UYVY (C2[4] =0) VYUY (C2[4] =1)
DB-DF	RSVD	XX	–	Reserved
E0	RESET	04	RW	Reset Bit[7]: Reserved Bit[6]: Microcontroller Bit[5]: SCCB Bit[4]: JPEG Bit[3]: Reserved Bit[2]: DVP Bit[1]: IPU Bit[0]: CIF
E1-EC	RSVD	XX	–	Reserved
ED	REGED	1F	RW	Register ED Bit[7:5]: Reserved Bit[4]: Clock output power-down pin status 0: Data output pin hold at last state before power-down 1: Tri-state data output pin upon power-down Bit[3:0]: Reserved
EE-EF	RSVD	XX	–	Reserved
F0	MS_SP	04	RW	SCCB Master Speed

Table 12 Device Control Register List (when 0xFF = 00) (Sheet 4 of 4)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
F1-F6	RSVD	XX	–	Reserved
F7	SS_ID	60	RW	SCCB Slave ID
F8	SS_CTRL	01	RW	SCCB Slave Control Bit[7:6]: Reserved Bit[5]: Address auto-increase enable Bit[4]: Reserved Bit[3]: SCCB enable Bit[2]: Delay SCCB master clock Bit[1]: Enable SCCB master access Bit[0]: Enable sensor pass through access
F9	MC_BIST	40	RW	Bit[7]: Microcontroller Reset Bit[6]: Boot ROM select Bit[5]: R/W 1 error for 12K-byte memory Bit[4]: R/W 0 error for 12K-byte memory Bit[3]: R/W 1 error for 512-byte memory Bit[2]: R/W 0 error for 512-byte memory Bit[1]: BIST busy bit for read; One-shot reset of microcontroller for write Bit[0]: Launch BIST
FA	MC_AL	00	RW	Program Memory Pointer Address Low Byte
FB	MC_AH	00	RW	Program Memory Pointer Address High Byte
FC	MC_D	80	RW	Program Memory Pointer Access Address Boundary of register address to separate DSP and sensor register
FD	P_CMD	00	RW	SCCB Protocol Command Register
FE	P_STATUS	00	RW	SCCB Protocol Status Register
FF	RA_DLMT	7F	RW	Register Bank Select Bit[7:1]: Reserved Bit[0]: Register bank select 0: DSP address 1: Sensor address

NOTE: All other registers are factory-reserved. Please contact OmniVision Technologies for reference register settings.

Table 13 Device Control Register List (when 0xFF = 01) (Sheet 1 of 6)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
00	GAIN	00	RW	AGC Gain Control LSBs Bit[7:0]: Gain setting <ul style="list-style-type: none"> Range: 1x to 32x $\text{Gain} = (\text{Bit}[7]+1) \times (\text{Bit}[6]+1) \times (\text{Bit}[5]+1) \times (\text{Bit}[4]+1) \times (1+\text{Bit}[3:0]/16)$ <i>Note: Set COM8[2] = 0 to disable AGC.</i>
01-02	RSVD	XX	–	Reserved
03	COM1	0F (UXGA) 0A (SVGA), 06 (CIF)	RW	Common Control 1 Bit[7:6]: Dummy frame control 00: Reserved 01: Allow 1 dummy frame 10: Allow 3 dummy frames 11: Allow 7 dummy frames Bit[5:4]: Reserved Bit[3:2]: Vertical window end line control 2 LSBs (8 MSBs in VEND[7:0] (0x1A)) Bit[1:0]: Vertical window start line control 2 LSBs (8 MSBs in VSTRT[7:0] (0x19))
04	REG04	20	RW	Register 04 Bit[7]: Horizontal mirror Bit[6]: Vertical flip Bit[4]: VREF bit[0] Bit[3]: HREF bit[0] Bit[2]: Reserved Bit[1:0]: AEC[1:0] (AEC[15:10] is in register REG45[5:0] (0x45), AEC[9:2] is in register AEC[7:0] (0x10))
05-07	RSVD	XX	–	Reserved
08	REG08	40	RW	Frame Exposure One-pin Control Pre-charge Row Number
09	COM2	00	RW	Common Control 2 Bit[7:5]: Reserved Bit[4]: Standby mode enable 0: Normal mode 1: Standby mode Bit[3]: Reserved Bit[2]: Pin PWDN/RESETB used as SLVS/SLHS Bit[1:0]: Output drive select 00: 1x capability 01: 3x capability 10: 2x capability 11: 4x capability
0A	PIDH	26	R	Product ID Number MSB (Read only)
0B	PIDL	42	R	Product ID Number LSB (Read only)

Table 13 Device Control Register List (when 0xFF = 01) (Sheet 2 of 6)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
0C	COM3	38	RW	Common Control 3 Bit[7:3]: Reserved Bit[2]: Set banding manually 0: 60 Hz 1: 50 Hz Bit[1]: Auto set banding Bit[0]: Snapshot option 0: Enable live video output after snapshot sequence 1: Output single frame only
0D-0F	RSVD	XX	–	Reserved
10	AEC	33	RW	Automatic Exposure Control 8 bits for AEC[9:2] (AEC[15:10] is in register REG45[5:0] (0x45), AEC[1:0] is in register REG04[1:0] (0x04)) AEC[15:0]: Exposure time $T_{EX} = t_{LINE} \times AEC[15:0]$ <i>Note: The maximum exposure time is 1 frame period even if TEX is longer than 1 frame period.</i>
11	CLKRC	00	RW	Clock Rate Control Bit[7]: Internal frequency doublers ON/OFF selection 0: OFF 1: ON Bit[6]: Reserved Bit[5:0]: Clock divider $CLK = XVCLK / (\text{decimal value of } CLKRC[5:0] + 1)$
12	COM7	00	RW	Common Control 7 Bit[7]: SRST 1: Initiates system reset. All registers are set to factory default values after which the chip resumes normal operation Bit[6:4]: Resolution selection 000: UXGA (full size) mode 010: CIF mode 100: SVGA mode Bit[3]: Reserved Bit[2]: Zoom mode Bit[1]: Color bar test pattern 0: OFF 1: ON Bit[0]: Reserved

Table 13 Device Control Register List (when 0xFF = 01) (Sheet 3 of 6)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
13	COM8	C7	RW	Common Control 8 Bit[7:6]: Reserved Bit[5]: Banding filter selection 0: OFF 1: ON, set minimum exposure time to 1/120s Bit[4:3]: Reserved Bit[2]: AGC auto/manual control selection 0: Manual 1: Auto Bit[1]: Reserved Bit[0]: Exposure control 0: Manual 1: Auto
14	COM9	50	RW	Common Control 9 Bit[7:5]: AGC gain ceiling, GH[2:0] 000: 2x 001: 4x 010: 8x 011: 16x 100: 32x 101: 64x 11x: 128x Bit[4:0]: Reserved
15	COM10	00	RW	Common Control 10 (if Bypass DSP is selected) Bit[7:6]: Reserved Bit[5]: PCLK output selection 0: PCLK always output 1: PCLK output qualified by HREF Bit[4]: PCLK edge selection 0: Data is updated at the falling edge of PCLK (user can latch data at the next rising edge of PCLK) 1: Data is updated at the rising edge of PCLK (user can latch data at the next falling edge of PCLK) Bit[3]: HREF output polarity 0: Output positive HREF 1: Output negative HREF, HREF negative for data valid Bit[2]: Reserved Bit[1]: VSYNC polarity 0: Positive 1: Negative Bit[0]: Reserved
16	RSVD	XX	–	Reserved
17	HREFST	11	RW	Horizontal Window Start MSB 8 bits (3 LSBs in REG32[2:0] (0x32)) Bit[10:0]: Selects the start of the horizontal window, each LSB represents two pixels

Table 13 Device Control Register List (when 0xFF = 01) (Sheet 4 of 6)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
18	HREFEND	75 (UXGA), 43 (SVGA, CIF)	RW	Horizontal Window End MSB 8 bits (3 LSBs in REG32[5:3] (0x32)) Bit[10:0]: Selects the end of the horizontal window, each LSB represents two pixels
19	VSTRT	01 (UXGA), 00 (SVGA, CIF)	RW	Vertical Window Line Start MSB 8 bits (2 LSBs in COM1[1:0] (0x03)) Bit[9:0]: Selects the start of the vertical window, each LSB represents two scan lines.
1A	VEND	97	RW	Vertical Window Line End MSB 8 bits (2 LSBs in COM1[3:2] (0x03)) Bit[9:0]: Selects the end of the vertical window, each LSB represents two scan lines.
1B	RSVD	XX	–	Reserved
1C	MIDH	7F	R	Manufacturer ID Byte – High (Read only = 0x7F)
1D	MIDL	A2	R	Manufacturer ID Byte – Low (Read only = 0xA2)
1E-23	RSVD	XX	–	Reserved
24	AEW	78	RW	Luminance Signal High Range for AEC/AGC Operation AEC/AGC values will decrease in auto mode when average luminance is greater than AEW[7:0]
25	AEB	68	RW	Luminance Signal Low Range for AEC/AGC Operation AEC/AGC values will increase in auto mode when average luminance is less than AEB[7:0]
26	VV	D4	RW	Fast Mode Large Step Range Threshold - effective only in AEC/AGC fast mode (COM8[7] = 1) Bit[7:4]: High threshold Bit[3:0]: Low threshold <i>Note: AEC/AGC may change in larger steps when luminance average is greater than VV[7:4] or less than VV[3:0].</i>
27-29	RSVD	XX	–	Reserved
2A	REG2A	00	RW	Register 2A Bit[7:4]: Line interval adjust value 4 MSBs (LSBs in FRARL[7:0] (0x2B)) Bit[3:0]: Reserved
2B	FRARL	00	RW	Line Interval Adjustment Value LSB 8 bits (MSBs in REG2A[7:4] (0x2A)) The frame rate will be adjusted by changing the line interval. Each LSB will add $1/1922 T_{frame}$ in UXGA and $1/1190 T_{frame}$ in SVGA mode to the frame period.
2C	RSVD	XX	–	Reserved
2D	ADDVSL	00	RW	VSYNC Pulse Width LSB 8 bits Bit[7:0]: Line periods added to VSYNC width. Default VSYNC output width is $4 \times t_{line}$. Each LSB count will add $1 \times t_{line}$ to the VSYNC active period.

Table 13 Device Control Register List (when 0xFF = 01) (Sheet 5 of 6)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
2E	ADDVSH	00	RW	VSYNC Pulse Width MSB 8 bits Bit[7:0]: Line periods added to VSYNC width. Default VSYNC output width is $4 \times t_{line}$. Each MSB count will add $256 \times t_{line}$ to the VSYNC active period.
2F	YAVG	00	RW	Luminance Average (this register will auto update) Average Luminance is calculated from the B/Gb/Gr/R channel average as follows: B/Gb/Gr/R channel average = $(BAVG[7:0] + (2 \times GbAVG[7:0]) + RAVG[7:0]) \times 0.25$
30-31	RSVD	XX	–	Reserved
32	REG32	36 (UXGA), 09 (SVGA, CIF)	RW	Common Control 32 Bit[7:6]: Pixel clock divide option 00: No effect on PCLK 01: No effect on PCLK 10: PCLK frequency divide by 2 11: PCLK frequency divide by 4 Bit[5:3]: Horizontal window end position 3 LSBs (8 MSBs in register HREFEND[7:0] (0x18)) Bit[2:0]: Horizontal window start position 3 LSBs (8 MSBs in register HREFST[7:0] (0x17))
33	RSVD	XX	–	Reserved
34	ARCOM2	20	RW	Bit[7:3]: Reserved Bit[2]: Zoom window horizontal start point Bit[1:0]: Reserved
35-44	RSVD	XX	–	Reserved
45	REG45	00	RW	Register 45 Bit[7:6]: AGC[9:8], AGC highest gain control Bit[5:0]: AEC[15:10], AEC MSBs
46	FLL	00	RW	Frame Length Adjustment LSBs Each bit will add 1 horizontal line timing in frame
47	FLH	00	RW	Frame Length Adjustment MSBs Each bit will add 256 horizontal lines timing in frame
48	COM19	00	RW	Common Control 19 Bit[7:2]: Reserved Bit[1:0]: Zoom mode vertical window start point 2 LSBs
49	ZOOMS	00	RW	Zoom Mode Vertical Window Start Point 8 MSBs
4A	RSVD	XX	–	Reserved
4B	COM22	20	RW	Common Control 22 Bit[7:0]: Flash light control
4C-4D	RSVD	XX	–	Reserved

Table 13 Device Control Register List (when 0xFF = 01) (Sheet 6 of 6)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
4E	COM25	00	RW	Common Control 25 - reserved for banding Bit[7:6]: 50Hz Banding AEC 2 MSBs Bit[5:4]: 60HZ Banding AEC 2 MSBs Bit[3:0]: Reserved
4F	BD50	CA	RW	50Hz Banding AEC 8 LSBs
50	BD60	A8	RW	60Hz Banding AEC 8 LSBs
51-5C	RSVD	XX	–	Reserved
5D	REG5D	00	RW	Register 5D Bit[7:0]: AVGsel[7:0], 16-zone average weight option
5E	REG5E	00	RW	Register 5E Bit[7:0]: AVGsel[15:8], 16-zone average weight option
5F	REG5F	00	RW	Register 5F Bit[7:0]: AVGsel[23:16], 16-zone average weight option
60	REG60	00	RW	Register 60 Bit[7:0]: AVGsel[31:24], 16-zone average weight option
61	HISTO_LOW	80	RW	Histogram Algorithm Low Level
62	HISTO_HIGH	90	RW	Histogram Algorithm High Level
63-7E	RSVD	XX	–	Reserved

NOTE: All other registers are factory-reserved. Please contact OmniVision Technologies for reference register settings.

Package Specifications

The OV2640/OV2141 uses a 38-ball Chip Scale Package 2 (CSP2). Refer to [Figure 19](#) for package information, [Figure 14](#) for package dimensions and [Figure 20](#) for the array center on the chip.



Note: For OVT devices that are lead-free, all part marking letters are lower case. Underlining the last digit of the lot number indicates CSP2 is used.

Figure 19 OV2640/OV2141 Package Specifications





Table 14 OV2640/OV2141 Package Dimensions

Parameter	Symbol	Minimum	Nominal	Maximum	Unit
Package body dimension X	A	5700	5725	5750	μm
Package body dimension Y	B	6260	6285	6310	μm
Package height	C	845	905	965	μm
Ball height	C1	150	180	210	μm
Package body thickness	C2	680	725	770	μm
Cover glass thickness	C3	375	400	425	μm
Airgap between cover glass and sensor	C4	30	45	60	μm
Ball diameter	D	320	350	380	μm
Total pin count	N		38 (1 NC)		
Pin count X-axis	N1		6		
Pin count Y-axis	N2		7		
Pins pitch X-axis	J1		800		μm
Pins pitch Y-axis	J2		800		μm
Edge-to-pin center distance analog X	S1	833	863	893	μm
Edge-to-pin center distance analog Y	S2	713	743	773	μm

Sensor Array Center

Figure 20 OV2640/OV2141 Sensor Array Center



- note1** this drawing is not to scale and is for reference only.
- note2** as most optical assemblies invert and mirror the image, the chip is typically mounted with pins A1 to A6 oriented down on the PCB.

2640CSP_DS_020

Confidential

IR Reflow Ramp Rate Requirements

OV2640/OV2141 Lead-Free Packaged Devices



Note: For OVT devices that are lead-free, all part marking letters are lower case.

Figure 21 IR Reflow Ramp Rate Requirements




Table 15 Reflow Conditions

Condition	Exposure
Average ramp-up rate (30°C to 217°C)	Less than 3°C per second
> 100°C	Between 330 - 600 seconds
> 150°C	At least 210 seconds
> 217°C	At least 30 seconds (30 ~ 120 seconds)
Peak temperature	245°C
Cool-down rate (peak to 50°C)	Less than 6°C per second
Time from 30°C to 245°C	No greater than 390 seconds

Note:

- *All information shown herein is current as of the revision and publication date. Please refer to the OmniVision web site (<http://www.ovt.com>) to obtain the current versions of all documentation.*
- *OmniVision Technologies, Inc. reserves the right to make changes to their products or to discontinue any product or service without further notice (It is advisable to obtain current product documentation prior to placing orders).*
- *Reproduction of information in OmniVision product documentation and specifications is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. In such cases, OmniVision is not responsible or liable for any information reproduced.*
- *This document is provided with no warranties whatsoever, including any warranty of merchantability, non-infringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification or sample. Furthermore, OmniVision Technologies, Inc. disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this document. No license, expressed or implied, by estoppels or otherwise, to any intellectual property rights is granted herein.*
- *'OmniVision', 'VarioPixel' and the OmniVision logo are registered trademarks of OmniVision Technologies, Inc. 'OmniPixel2' and 'CameraChip' are trademarks of OmniVision Technologies, Inc. All other trade, product or service names referenced in this release may be trademarks or registered trademarks of their respective holders. Third-party brands, names, and trademarks are the property of their respective owners.*

For further information, please feel free to contact OmniVision at info@ovt.com.

**OmniVision Technologies, Inc.
1341 Orleans Drive
Sunnyvale, CA USA
(408) 542-3000**