



DC Power input and Protection circuit

ESD, EFT and Surge protection between VIN & GND




Place close to JP3

Surge and 500Vdc isolation test protection between VIN & FG (Chassis GND)




Place close to JP3


Power Input connector




Power Input : 12Vdc to 57Vdc



ORing power supplies (DC_1 & DC_2) and Reverse Polarity Protection




Close to JP3



DRN BY	Raketh Y	DATE	28DEC2016
CHKD BY	Bjett T	DATE	NOV2016
APPD BY	Sobramani	DATE	NOV2016
Doc#	Document	Rev	04
PROPRIETARY INFORMATION No dissemination or use allowed without prior written permission.			
atop technologies		Atop Technologies, Inc.	
Title		PWR_IN_PROTECTION	
Sheet		Rev	
A3		04	
Date: Monday, December 28, 2016		Sheet 22 of 31	

3.3V Generation

VIN (12V to 57)



DRN BY	Raketh Y
DATE	28DEC2016
CHKD BY	Bijeth T
DATE	NOV/2016
APPD BY	Subramani
DATE	NOV/2016
Document	PWR_3V3
Sheet	A3
Rev	0.4
Part	EHG7520_CPU_Board
Date	Monday, December 28, 2016
Sheet	23
	of 31