

ST suggests connecting a resistor (R_{prot}) between the microcontroller and the device input in order to prevent the microcontroller I/Os pins from latching-up. The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (input level compatibility) with the latch-up limit of microcontroller I/Os:

$$\frac{1.5}{I_{latchup}} \leq R_{prot} \leq \frac{(V_{OH\mu C} - V_{IH})}{I_{IHmax}}$$

Example:

- $I_{latchup} > 20 \text{ mA}$
- $V_{OH\mu C} > 4.5 \text{ V}$
- $V_{IH} = 2.1 \text{ V}$
- $I_{IHmax} = 10 \mu\text{A}$
- $75 \Omega \leq R_{prot} \leq 240 \text{ K}\Omega$: recommended $R_{prot} = 1 \text{ K}\Omega$

ST suggests connecting a resistor (R_{PROT}) between the microcontroller and the device input to prevent the microcontroller's I / O pins from latching up. These resistor values are a compromise between the leakage current of the microcontroller and the current required for HSD I/O (input level compatibility). Microcontroller I/O latch-up limits

IN_A and IN_B : The input signals are used to select the motor direction and the brake condition. State $IN_x = 1$ means the related HS_x of the leg is turned on and the LS_x is turned off (when $IN_x = 0$, HS_x is off and LS_x is on). In all cases, a low level state on the signal PWM turns both the low side switches off.

PWM pin (not present in VNH5200AS) usage: The PWM pin can be driven with a frequency of up to 20 KHz. It allows controlling the speed of the motor by driving the low side drivers MOS. In all cases, a "0" on the PWM pin turns both LSA and LSB switches off. When PWM rises back to "1", LSA or LSB turn on again depending on the states of the input signals IN_A and IN_B .

Blocking capacitor: The value of the capacitor (C) depends on the application conditions and defines voltage and current ripple on supply line at PWM operation. The stored energy of the motor inductance may fly back into the blocking capacitor if the bridge driver goes into the 3-state. This causes a hazardous overvoltage if the capacitor is not big enough. Generally, 500 μF per 10 A load current is recommended.

DIAG_x/EN_x: in normal operating conditions, this pin is considered as an input by the device; it must be externally pulled high. As DIAG_x/EN_x are set from low to high, after a power on reset delay time of 2 μs , the logic with its relevant protection is enabled.

When a fault occurs, the faulty leg of the bridge is latched off and the corresponding DIAG_x/EN_x pin is pulled low to indicate the fault. To turn on the respective output (OUT_x) again, the input signal must rise from low to high level (see [Section 4.5.2: "Unlatching of VNH5XX bridges"](#)).

CS_DIS (not present in VNH5200AS): a logic level high on CS_DIS pin sets the current sense pins of the device to a high-impedance state, thus disabling current monitoring. This feature allows the multiplexing of the microcontroller analog inputs by sharing the sense resistance and the ADC line among different devices.

2.4 VN577X features

VN5770AKP and VN5772AK, featuring an R_{on} of 280 m Ω and 100 m Ω per leg respectively, are two devices made up of three independent monolithic chips housed in a standard SO-28 package. The devices are suitable to drive a DC motor in a bridge configuration or used as a quad switch for any low-voltage application.

The double high-side integrates advanced protective functions such as load current limitation, inrush and overload active management by power limitation, overtemperature shut-off with auto-restart. An analog current sense (CS) pin delivers a current proportional to the load current (according to a known ratio) and indicates overtemperature shutdown of