

1. Description


1.1. Project

Project Name	meraspluginsapp2
Board Name	custom
Generated with:	STM32CubeMX 5.4.0
Date	07/20/2020

1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F429/439
MCU name	STM32F429IGTx
MCU Package	LQFP176
MCU Pin number	176

2. Pinout Configuration



3. Pins Configuration

Pin Number LQFP176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
6	VBAT	Power		
7	PI8 *	I/O	GPIO_Output	GPIO_LED_B_B
9	PC14/OSC32_IN	I/O	RCC_OSC32_IN	
10	PC15/OSC32_OUT	I/O	RCC_OSC32_OUT	
11	PI9	I/O	LTDC_VSYNC	
12	PI10	I/O	LTDC_HSYNC	
13	PI11 *	I/O	GPIO_Output	GPIO_LED_B_G
14	VSS	Power		
15	VDD	Power		
16	PF0	I/O	FMC_A0	
17	PF1	I/O	FMC_A1	
18	PF2	I/O	FMC_A2	
19	PF3	I/O	FMC_A3	
20	PF4	I/O	FMC_A4	
21	PF5	I/O	FMC_A5	
22	VSS	Power		
23	VDD	Power		
28	PF10	I/O	LTDC_DE	
29	PH0/OSC_IN	I/O	RCC_OSC_IN	
30	PH1/OSC_OUT	I/O	RCC_OSC_OUT	
31	NRST	Reset		
32	PC0	I/O	FMC_SDNWE	
33	PC1	I/O	ETH_MDC	
36	VDD	Power		
37	VSSA	Power		
38	VREF+	Power		
39	VDDA	Power		
41	PA1	I/O	ETH_REF_CLK	
42	PA2	I/O	ETH_MDIO	
43	PH2	I/O	FMC_SDCKE0	
44	PH3	I/O	FMC_SDNE0	
47	PA3	I/O	ADC2_IN3	
48	BYPASS_REG	Reset		
49	VDD	Power		
50	PA4 *	I/O	GPIO_Output	GPIO_LCD_EN
53	PA7	I/O	ETH_CRSDV	

Pin Number LQFP176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
54	PC4	I/O	ETH_RXD0	
55	PC5	I/O	ETH_RXD1	
59	PF11	I/O	FMC_SDNRAS	
60	PF12	I/O	FMC_A6	
61	VSS	Power		
62	VDD	Power		
63	PF13	I/O	FMC_A7	
64	PF14	I/O	FMC_A8	
65	PF15	I/O	FMC_A9	
66	PG0	I/O	FMC_A10	
67	PG1	I/O	FMC_A11	
68	PE7	I/O	FMC_D4	
69	PE8	I/O	FMC_D5	
70	PE9	I/O	FMC_D6	
71	VSS	Power		
72	VDD	Power		
73	PE10	I/O	FMC_D7	
74	PE11	I/O	FMC_D8	
75	PE12	I/O	FMC_D9	
76	PE13	I/O	FMC_D10	
77	PE14	I/O	FMC_D11	
78	PE15	I/O	FMC_D12	
79	PB10	I/O	USART3_TX	
80	PB11	I/O	ETH_TX_EN	
81	VCAP_1	Power		
82	VDD	Power		
86	PH9	I/O	LTDC_R3	
87	PH10	I/O	LTDC_R4	
88	PH11	I/O	LTDC_R5	
89	PH12	I/O	LTDC_R6	
90	VSS	Power		
91	VDD	Power		
96	PD8	I/O	FMC_D13	
97	PD9	I/O	FMC_D14	
98	PD10	I/O	FMC_D15	
102	VSS	Power		
103	VDD	Power		
104	PD14	I/O	FMC_D0	
105	PD15	I/O	FMC_D1	

Pin Number LQFP176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
106	PG2	I/O	FMC_A12	
108	PG4	I/O	FMC_BA0	
109	PG5	I/O	FMC_BA1	
110	PG6	I/O	LTDC_R7	
111	PG7	I/O	LTDC_CLK	
112	PG8	I/O	FMC_SDCLK	
113	VSS	Power		
114	VDD	Power		
116	PC7	I/O	TIM3_CH2	
119	PA8	I/O	RCC_MCO_1	
120	PA9	I/O	USART1_TX	
121	PA10	I/O	USART1_RX	
125	VCAP_2	Power		
126	VSS	Power		
127	VDD	Power		
128	PH13	I/O	LTDC_G2	
129	PH14	I/O	LTDC_G3	
130	PH15	I/O	LTDC_G4	
131	PI0	I/O	LTDC_G5	
132	PI1	I/O	LTDC_G6	
133	PI2	I/O	LTDC_G7	
135	VSS	Power		
136	VDD	Power		
138	PA15 *	I/O	GPIO_Output	GPIO_SPI3_CS
139	PC10	I/O	SPI3_SCK	
140	PC11	I/O	USART3_RX	
141	PC12	I/O	SPI3_MOSI	
142	PD0	I/O	FMC_D2	
143	PD1	I/O	FMC_D3	
148	VSS	Power		
149	VDD	Power		
150	PD6 *	I/O	GPIO_Output	GPIO_LED_B_R
153	PG10 *	I/O	GPIO_Output	GPIO_RELAY_B
154	PG11	I/O	LTDC_B3	
155	PG12 *	I/O	GPIO_Output	GPIO_RELAY_N
156	PG13	I/O	ETH_TXD0	
157	PG14	I/O	ETH_TXD1	
158	VSS	Power		
159	VDD	Power		

Pin Number LQFP176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
160	PG15	I/O	FMC_SDNCAS	
162	PB4	I/O	SPI3_MISO	
166	BOOT0	Boot		
169	PE0	I/O	FMC_NBL0	
170	PE1	I/O	FMC_NBL1	
171	PDR_ON	Reset		
172	VDD	Power		
173	PI4	I/O	LTDC_B4	
174	PI5	I/O	LTDC_B5	
175	PI6	I/O	LTDC_B6	
176	PI7	I/O	LTDC_B7	

* The pin is affected with an I/O function

5. Software Project

5.1. Project Settings

Name	Value
Project Name	meraspluginsapp2
Project Folder	D:\meraspluginsapp2
Toolchain / IDE	MDK-ARM V5.27
Firmware Package Name and Version	STM32Cube FW_F4 V1.24.2

5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No

6. Power Consumption Calculator report

6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F429/439
MCU	STM32F429IGTx
Datasheet	024030_Rev9

6.2. Parameter Selection

Temperature	25
Vdd	3.3

7. IPs and Middleware Configuration

7.1. ADC2

mode: IN3

7.1.1. Parameter Settings:

ADCs_Common_Settings:

Mode Independent mode

ADC_Settings:

Clock Prescaler PCLK2 divided by 4

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode Disabled

Continuous Conversion Mode Disabled

Discontinuous Conversion Mode Disabled

DMA Continuous Requests Disabled

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC_Regular_ConversionMode:

Number Of Conversion 1

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None

Rank 1

Channel Channel 3

Sampling Time 3 Cycles

ADC_Injected_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

7.2. CRC

mode: Activated

7.3. ETH

Mode: RMII

7.3.1. Parameter Settings:

Advanced : Ethernet Media Configuration:

Auto Negotiation Enabled

General : Ethernet Configuration:

Ethernet MAC Address **12:80:E1:00:12:00 ***
PHY Address **0 ***

Ethernet Basic Configuration:

Rx Mode Interrupt Mode
TX IP Header Checksum Computation By hardware

7.3.2. Advanced Parameters:

External PHY Configuration:

PHY LAN8742A_PHY_ADDRESS
PHY Address Value 0
PHY Reset delay these values are based on a 1 ms
Systick interrupt **0x000000FF ***
PHY Configuration delay **0x00000FFF ***
PHY Read TimeOut **0x0000FFFF ***
PHY Write TimeOut **0x0000FFFF ***

Common : External PHY Configuration:

Transceiver Basic Control Register **0x00 ***
Transceiver Basic Status Register **0x01 ***
PHY Reset **0x8000 ***
Select loop-back mode **0x4000 ***
Set the full-duplex mode at 100 Mb/s **0x2100 ***
Set the half-duplex mode at 100 Mb/s **0x2000 ***
Set the full-duplex mode at 10 Mb/s **0x0100 ***
Set the half-duplex mode at 10 Mb/s **0x0000 ***
Enable auto-negotiation function **0x1000 ***
Restart auto-negotiation function **0x0200 ***
Select the power down mode **0x0800 ***
Isolate PHY from MII **0x0400 ***
Auto-Negotiation process completed **0x0020 ***
Valid link established **0x0004 ***
Jabber condition detected **0x0002 ***

Extended : External PHY Configuration:

PHY special control/status register Offset **0x1F ***
PHY Speed mask **0x0004 ***
PHY Duplex mask **0x0010 ***

PHY Interrupt Source Flag register Offset **0x001D ***
PHY Link down interrupt **0x000B ***

7.4. FMC

SDRAM 1

Clock and chip enable: SDCKE0+SDNE0

Internal bank number: 4 banks

Address: 13 bits

Data: 16 bits

Byte enable: 16-bit byte enable

7.4.1. SDRAM 1:

SDRAM control:

Bank	SDRAM bank 1
Number of column address bits	9 bits *
Number of row address bits	13 bits
CAS latency	3 memory clock cycles *
Write protection	Disabled
SDRAM common clock	2 HCLK clock cycles *
SDRAM common burst read	Enabled *
SDRAM common read pipe delay	1 HCLK clock cycle *

SDRAM timing in memory clock cycles:

Load mode register to active delay	4 *
Exit self-refresh delay	8 *
Self-refresh time	4 *
SDRAM common row cycle delay	7 *
Write recovery time	4 *
SDRAM common row precharge delay	2 *
Row to column delay	2 *

7.5. GPIO

7.6. LTDC

Display Type: RGB565 (16 bits)

7.6.1. Parameter Settings:

Synchronization for Width:

Horizontal Synchronization Width	48 *
Horizontal Back Porch	88 *
Active Width	800 *
Horizontal Front Porch	40 *
HSync Width	47
Accumulated Horizontal Back Porch Width	135
Accumulated Active Width	935
Total Width	975

Synchronization for Height:

Vertical Synchronization Height	3 *
Vertical Back Porch	32 *
Active Height	480
Vertical Front Porch	13 *
VSync Height	2
Accumulated Vertical Back Porch Height	34
Accumulated Active Height	514
Total Height	527

Signal Polarity:

Horizontal Synchronization Polarity	Active Low
Vertical Synchronization Polarity	Active Low
Not Data Enable Polarity	Active Low
Pixel Clock Polarity	Normal Input

BackGround Color:

Red	0
Green	0
Blue	0

7.6.2. Layer Settings:

BackGround Color:

Layer 0 - Blue	0
Layer 0 - Green	0
Layer 0 - Red	0

Windows Position:

Layer 0 - Window Horizontal Start	0
-----------------------------------	---

Layer 0 - Window Horizontal Stop	800 *
Layer 0 - Window Vertical Start	0
Layer 0 - Window Vertical Stop	480 *
Pixel Parameters:	
Layer 0 - Pixel Format	RGB565 *
Blending:	
Layer 0 - Alpha constant for blending	255 *
Layer 0 - Default Alpha value	0
Layer 0 - Blending Factor1	Alpha constant
Layer 0 - Blending Factor2	Alpha constant
Frame Buffer:	
Layer 0 - Color Frame Buffer Start Adress	0xc0000000 *
Layer 0 - Color Frame Buffer Line Length (Image Width)	800 *
Layer 0 - Color Frame Buffer Number of Lines (Image Height)	480 *
Number of Layers:	
Number of Layers	1 layer *

7.7. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

Low Speed Clock (LSE) : Crystal/Ceramic Resonator

mode: Master Clock Output 1

7.7.1. Parameter Settings:

System Parameters:

VDD voltage (V)	3.3
Instruction Cache	Enabled
Prefetch Buffer	Enabled
Data Cache	Enabled
Flash Latency(WS)	5 WS (6 CPU cycle)

RCC Parameters:

HSI Calibration Value	16
TIM Prescaler Selection	Disabled
HSE Startup Timeout Value (ms)	100
LSE Startup Timeout Value (ms)	5000

Power Parameters:

Power Regulator Voltage Scale	Power Regulator Voltage Scale 1
-------------------------------	---------------------------------

Power Over Drive Enabled

7.8. RTC

mode: Activate Clock Source

7.8.1. Parameter Settings:

General:

Hour Format	Hourformat 24
Asynchronous Predivider value	127
Synchronous Predivider value	255

7.9. SPI3

Mode: Full-Duplex Master

7.9.1. Parameter Settings:

Basic Parameters:

Frame Format	Motorola
Data Size	8 Bits
First Bit	MSB First

Clock Parameters:

Prescaler (for Baud Rate)	32 *
Baud Rate	1.40625 MBits/s *
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	1 Edge

Advanced Parameters:

CRC Calculation	Disabled
NSS Signal Type	Software

7.10. SYS

Timebase Source: TIM1

7.11. TIM3

Clock Source : Internal Clock

Channel2: PWM Generation CH2

7.11.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value)	900 *
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value)	100 *
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

PWM Generation Channel 2:

Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High

7.12. TIM6

mode: Activated

7.12.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value)	9000 *
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value)	5000 *
auto-reload preload	Disable

Trigger Output (TRGO) Parameters:

Trigger Event Selection	Reset (UG bit from TIMx_EGR)
-------------------------	------------------------------

7.13. USART1

Mode: Asynchronous

7.13.1. Parameter Settings:

Basic Parameters:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples

7.14. USART3

Mode: Asynchronous

7.14.1. Parameter Settings:

Basic Parameters:

Baud Rate	9600 *
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples

7.15. FREERTOS

Interface: CMSIS_V1

7.15.1. Config parameters:

API:

FreeRTOS API	CMSIS v1
--------------	----------

Versions:

FreeRTOS version	10.0.1
CMSIS-RTOS version	1.02

Kernel settings:

USE_PREEMPTION	Enabled
CPU_CLOCK_HZ	SystemCoreClock
TICK_RATE_HZ	1000
MAX_PRIORITIES	7
MINIMAL_STACK_SIZE	128
MAX_TASK_NAME_LEN	16

USE_16_BIT_TICKS	Disabled
IDLE_SHOULD_YIELD	Enabled
USE_MUTEXES	Enabled
USE_RECURSIVE_MUTEXES	Disabled
USE_COUNTING_SEMAPHORES	Disabled
QUEUE_REGISTRY_SIZE	8
USE_APPLICATION_TASK_TAG	Disabled
ENABLE_BACKWARD_COMPATIBILITY	Enabled
USE_PORT_OPTIMISED_TASK_SELECTION	Enabled
USE_TICKLESS_IDLE	Disabled
USE_TASK_NOTIFICATIONS	Enabled
RECORD_STACK_HIGH_ADDRESS	Disabled

Memory management settings:

Memory Allocation	Dynamic / Static
TOTAL_HEAP_SIZE	15360
Memory Management scheme	heap_4

Hook function related definitions:

USE_IDLE_HOOK	Disabled
USE_TICK_HOOK	Disabled
USE_MALLOC_FAILED_HOOK	Disabled
USE_DAEMON_TASK_STARTUP_HOOK	Disabled
CHECK_FOR_STACK_OVERFLOW	Disabled

Run time and task stats gathering related definitions:

GENERATE_RUN_TIME_STATS	Disabled
USE_TRACE_FACILITY	Disabled
USE_STATS_FORMATTING_FUNCTIONS	Disabled

Co-routine related definitions:

USE_CO_ROUTINES	Disabled
MAX_CO_ROUTINE_PRIORITIES	2

Software timer definitions:

USE_TIMERS	Disabled
------------	----------

Interrupt nesting behaviour configuration:

LIBRARY_LOWEST_INTERRUPT_PRIORITY	15
LIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY	5

7.15.2. Include parameters:

Include definitions:

vTaskPrioritySet	Enabled
uxTaskPriorityGet	Enabled
vTaskDelete	Enabled

vTaskCleanUpResources	Disabled
vTaskSuspend	Enabled
vTaskDelayUntil	Disabled
vTaskDelay	Enabled
xTaskGetSchedulerState	Enabled
xTaskResumeFromISR	Enabled
xQueueGetMutexHolder	Disabled
xSemaphoreGetMutexHolder	Disabled
pcTaskGetTaskName	Disabled
uxTaskGetStackHighWaterMark	Disabled
xTaskGetCurrentTaskHandle	Disabled
eTaskGetState	Disabled
xEventGroupSetBitFromISR	Disabled
xTimerPendFunctionCall	Disabled
xTaskAbortDelay	Disabled
xTaskGetHandle	Disabled

7.16. GRAPHICS

Graphics Framework: STemWin

Display Interface : Display Parallel Interface using LTDC

7.16.1. Parameter Settings:

Stack Name:

Name STemWin

External Tool:

Use GUIBuilder Tool **Enabled ***

Number of Layers:

GUI_NUM_LAYERS(Set in LTDC) 1

Physical Display Size:

X size(Pixels) 800

Y size(Pixels) 480

Display Driver:

Layer0 - Display Driver-Orientation GUIDRV_LIN_16

Multiple Buffers - Virtual Screens:

Number of Virtual Screens 1

Number of Multiple Buffers 1

Frame Buffer:

Layer0 - Color Conversion **GUICC_M565 ***

Layer0 - LTDC Pixel Format(Set in LTDC) LTDC_PIXEL_FORMAT_RGB565

Layer0 - Color Frame Buffer Depth(bpp) 16
 Layer 0 - Color Frame Buffer Start Address(Set in LTDC) 0xc0000000

GUI Memory size:

Number of Kbytes **50 ***
 Memory size(byte) 51200

General Settings:

FREERTOS Enabled

GUI Parameters:

GUI RGB Ordering ARGB
 GUI Speed Optimization Enabled
 GUI Default Font Font6x8

LCD Driver:

Use ili9341 **Disabled ***

SDRAM Instances:

SDRAM instance SDRAM1_BANK1
 SDRAM Refresh Count 1386

7.16.2. EA_1_STemWin:

External application info:

Name GUIBuilder

Settings:

Graphics Application Category **Window ***

Location:

Customizable Path No

Inputs:

Physical Display X Size 800
 Physical Display Y Size 480

7.17. LWIP

mode: Enabled

Advanced parameters are not listed except if modified by user.

7.17.1. General Settings:

LwIP Version:

LwIP Version (Version of LwIP supported by CubeMX ** CubeMX specific **) 2.0.3

IPv4 - DHCP Options:

LWIP_DHCP (DHCP Module) Enabled

RTOS Dependency:

WITH_RTOS (Use FREERTOS ** CubeMX specific **) Enabled
CMSIS_VERSION (CMSIS API Version used) CMSIS v1

Protocols Options:

LWIP_ICMP (ICMP Module Activation) Enabled
LWIP_IGMP (IGMP Module) Disabled
LWIP_DNS (DNS Module) **Enabled ***
LWIP_UDP (UDP Module) Enabled
MEMP_NUM_UDP_PCB (Number of UDP Connections) 4
LWIP_TCP (TCP Module) Enabled
MEMP_NUM_TCP_PCB (Number of TCP Connections) 5

7.17.2. Key Options:

Infrastructure - OS Awareness Option:

NO_SYS (OS Awareness) OS Used

Infrastructure - Timers Options:

LWIP_TIMERS (Use Support For sys_timeout) Enabled

Infrastructure - Core Locking and MPU Options:

SYS_LIGHTWEIGHT_PROT (Memory Functions Protection) Enabled

Infrastructure - Heap and Memory Pools Options:

MEM_SIZE (Heap Memory Size) 1600

Infrastructure - Internal Memory Pool Sizes:

MEMP_NUM_PBUF (Number of Memory Pool struct Pbufs) 16
MEMP_NUM_RAW_PCB (Number of Raw Protocol Control Blocks) 4
MEMP_NUM_TCP_PCB_LISTEN (Number of Listening TCP Connections) 8
MEMP_NUM_TCP_SEG (Number of TCP Segments simultaneously queued) 16
MEMP_NUM_SYS_TIMEOUT (Number of Timeouts simultateously active) **10 ***
MEMP_NUM_LOCALHOSTLIST (Number of Host Entries in the Local Host List) 1

Pbuf Options:

PBUF_POOL_SIZE (Number of Buffers in the Pbuf Pool) 16
PBUF_POOL_BUFSIZE (Size of each pbuf in the pbuf pool) 592

IPv4 - ARP Options:

LWIP_ARP (ARP Functionality) Enabled

Callback - TCP Options:

TCP_TTL (Number of Time-To-Live Used by TCP Packets) 255
TCP_WND (TCP Receive Window Maximum Size) 2144
TCP_QUEUE_OOSEQ (Allow Out-Of-Order Incoming Packets) Enabled
TCP_MSS (Maximum Segment Size) 536

TCP_SND_BUF (TCP Sender Buffer Space)	1072
TCP_SND_QUEUELEN (Number of Packet Buffers Allowed for TCP Sender)	9
Network Interfaces Options:	
LWIP_NETIF_STATUS_CALLBACK (Callback Function on Interface Status Changes)	Disabled
LWIP_NETIF_LINK_CALLBACK (Callback Function on Interface Link Changes)	Disabled
NETIF - Loopback Interface Options:	
LWIP_NETIF_LOOPBACK (NETIF Loopback)	Disabled
Infrastructure - Threading Options:	
TCPIP_THREAD_NAME (TCPIP Thread Name)	"tcpip_thread"
TCPIP_THREAD_STACKSIZE (TCPIP Thread Stack Size)	1024
TCPIP_THREAD_PRIO (TCPIP Thread Priority Level)	3
TCPIP_MBOX_SIZE (TCPIP Mailbox Size)	6
DEFAULT_THREAD_NAME (Default LwIP Thread Name)	"lwIP"
DEFAULT_THREAD_STACKSIZE (Default LwIP Thread Stack Size)	1024
DEFAULT_THREAD_PRIO (Default LwIP Thread Priority Level)	3
DEFAULT_RAW_RECVMBOX_SIZE (Default Mailbox Size on a NETCONN Raw)	0
DEFAULT_TCP_RECVMBOX_SIZE (Default Mailbox Size on a NETCONN TCP)	6
DEFAULT_ACCEPTMBOX_SIZE (Default Mailbox Size for Incoming Connections)	6
Thread Safe APIs - Netconn Options:	
LWIP_NETCONN (NETCONN API)	Enabled
Thread Safe APIs - Socket Options:	
LWIP_SOCKET (Socket API)	Enabled
LWIP_COMPAT_SOCKETS (BSD-style Socket Functions Names)	1
LWIP_SOCKET_OFFSET (Socket Offset Number)	0

7.17.3. PPP:

PPP Options:

PPP_SUPPORT (PPP Module)	Enabled *
--------------------------	------------------

7.17.4. IPv6:

IPv6 Options:

LWIP_IPV6 (IPv6 Protocol)	Disabled
---------------------------	----------

7.17.5. HTTPD:

HTTPD Options:

LWIP_HTTPD (LwIP HTTPD Support ** CubeMX specific **)	Disabled
---	----------

7.17.6. SNMP:

SNMP Options:

LWIP_SNMP (LwIP SNMP Agent) Disabled

7.17.7. SNTP:

SNTP Options:

LWIP_SNTP (LWIP SNTP Support ** CubeMX specific **) Disabled

7.17.8. MDNS/TFTP:

MDNS Options:

LWIP_MDNS (Multicast DNS Support ** CubeMX specific **) Disabled

TFTP Options:

LWIP_TFTP (TFTP Support ** CubeMX specific **) Disabled

7.17.9. Perf/Checks:

Sanity Checks:

LWIP_DISABLE_TCP_SANITY_CHECKS (TCP Sanity Checks) Disabled

LWIP_DISABLE_MEMP_SANITY_CHECKS (MEMP Sanity Checks) Disabled

Performance Options:

LWIP_PERF (Performace Testing for LwIP) Disabled

7.17.10. Statistics:

Debug - Statistics Options:

LWIP_STATS (Statictics Collection) Disabled

7.17.11. Checksum:

Infrastructure - Checksum Options:

CHECKSUM_BY_HARDWARE (Hardware Checksum ** CubeMX specific **) Disabled

LWIP_CHECKSUM_CTRL_PER_NETIF (Generate/Check Checksum per Netif) Disabled

CHECKSUM_GEN_IP (Generate Software Checksum for Outgoing IP Packets) Disabled

CHECKSUM_GEN_UDP (Generate Software Checksum for Outgoing UDP Packets) Disabled

CHECKSUM_GEN_TCP (Generate Software Checksum for Outgoing TCP Packets)	Disabled
CHECKSUM_GEN_ICMP (Generate Software Checksum for Outgoing ICMP Packets)	Disabled
CHECKSUM_GEN_ICMP6 (Generate Software Checksum for Outgoing ICMP6 Packets)	Disabled
CHECKSUM_CHECK_IP (Generate Software Checksum for Incoming IP Packets)	Disabled
CHECKSUM_CHECK_UDP (Generate Software Checksum for Incoming UDP Packets)	Disabled
CHECKSUM_CHECK_TCP (Generate Software Checksum for Incoming TCP Packets)	Disabled
CHECKSUM_CHECK_ICMP (Generate Software Checksum for Incoming ICMP Packets)	Disabled
CHECKSUM_CHECK_ICMP6 (Generate Software Checksum for Incoming ICMP6 Packets)	Disabled

7.17.12. Debug:

LWIP Main Debugging Options:

LWIP_DBG_MIN_LEVEL (Minimum Level)	All
------------------------------------	-----

* User modified value

8. System Configuration

8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC2	PA3	ADC2_IN3	Analog mode	No pull-up and no pull-down	n/a	
ETH	PC1	ETH_MDC	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA1	ETH_REF_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA2	ETH_MDIO	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA7	ETH_CRSDV	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PC4	ETH_RXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PC5	ETH_RXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB11	ETH_TX_EN	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PG13	ETH_TXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PG14	ETH_TXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
FMC	PF0	FMC_A0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF1	FMC_A1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF2	FMC_A2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF3	FMC_A3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF4	FMC_A4	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF5	FMC_A5	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC0	FMC_SDNWE	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PH2	FMC_SDCKE0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PH3	FMC_SDNE0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF11	FMC_SDNRAS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF12	FMC_A6	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF13	FMC_A7	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF14	FMC_A8	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF15	FMC_A9	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG0	FMC_A10	Alternate Function Push Pull	No pull-up and no pull-down	Very High	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PG1	FMC_A11	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE7	FMC_D4	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE8	FMC_D5	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE9	FMC_D6	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE10	FMC_D7	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE11	FMC_D8	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE12	FMC_D9	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE13	FMC_D10	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE14	FMC_D11	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE15	FMC_D12	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD8	FMC_D13	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD9	FMC_D14	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD10	FMC_D15	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD14	FMC_D0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD15	FMC_D1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG2	FMC_A12	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG4	FMC_BA0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG5	FMC_BA1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG8	FMC_SDCLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD0	FMC_D2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD1	FMC_D3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG15	FMC_SDNCAS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE0	FMC_NBL0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE1	FMC_NBL1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
LTDC	PI9	LTDC_VSYNC	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PI10	LTDC_HSYNC	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PF10	LTDC_DE	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH9	LTDC_R3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH10	LTDC_R4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH11	LTDC_R5	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH12	LTDC_R6	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PG6	LTDC_R7	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PG7	LTDC_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH13	LTDC_G2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH14	LTDC_G3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH15	LTDC_G4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PI0	LTDC_G5	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PI1	LTDC_G6	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PI2	LTDC_G7	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PG11	LTDC_B3	Alternate Function Push Pull	No pull-up and no pull-down	Low	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PI4	LTDC_B4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PI5	LTDC_B5	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PI6	LTDC_B6	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PI7	LTDC_B7	Alternate Function Push Pull	No pull-up and no pull-down	Low	
RCC	PC14/OSC32_IN	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15/OSC32_OUT	RCC_OSC32_OUT	n/a	n/a	n/a	
	PH0/OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1/OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
	PA8	RCC_MCO_1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
SPI3	PC10	SPI3_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PC12	SPI3_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB4	SPI3_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
TIM3	PC7	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART1	PA9	USART1_TX	Alternate Function Push Pull	Pull-up	Very High *	
	PA10	USART1_RX	Alternate Function Push Pull	Pull-up	Very High *	
USART3	PB10	USART3_TX	Alternate Function Push Pull	Pull-up	Very High *	
	PC11	USART3_RX	Alternate Function Push Pull	Pull-up	Very High *	
GPIO	PI8	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	GPIO_LED_B_B
	PI11	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	GPIO_LED_B_G
	PA4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	GPIO_LCD_EN
	PA15	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	GPIO_SPI3_CS
	PD6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	GPIO_LED_B_R
	PG10	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	GPIO_RELAY_B
	PG12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	GPIO_RELAY_N

8.2. DMA configuration

DMA request	Stream	Direction	Priority
USART3_RX	DMA1_Stream1	Peripheral To Memory	Low
USART1_RX	DMA2_Stream2	Peripheral To Memory	Medium *
USART1_TX	DMA2_Stream7	Memory To Peripheral	Medium *

USART3_RX: DMA1_Stream1 DMA request Settings:

Mode: **Circular ***
 Use fifo: Disable
 Peripheral Increment: Disable
 Memory Increment: **Enable ***
 Peripheral Data Width: Byte
 Memory Data Width: Byte

USART1_RX: DMA2_Stream2 DMA request Settings:

Mode: **Circular ***
 Use fifo: Disable
 Peripheral Increment: Disable
 Memory Increment: **Enable ***
 Peripheral Data Width: Byte
 Memory Data Width: Byte

USART1_TX: DMA2_Stream7 DMA request Settings:

Mode: Normal
 Use fifo: Disable
 Peripheral Increment: Disable
 Memory Increment: **Enable ***
 Peripheral Data Width: Byte
 Memory Data Width: Byte

8.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	15	0
System tick timer	true	15	0
DMA1 stream1 global interrupt	true	5	0
TIM1 update interrupt and TIM10 global interrupt	true	0	0
DMA2 stream2 global interrupt	true	5	0
Ethernet global interrupt	true	5	0
DMA2 stream7 global interrupt	true	5	0
PVD interrupt through EXTI line 16		unused	
Flash global interrupt		unused	
RCC global interrupt		unused	
ADC1, ADC2 and ADC3 global interrupts		unused	
TIM3 global interrupt		unused	
USART1 global interrupt		unused	
USART3 global interrupt		unused	
FMC global interrupt		unused	
SPI3 global interrupt		unused	
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts		unused	
Ethernet wake-up interrupt through EXTI line 19		unused	
FPU global interrupt		unused	
LTDC global interrupt		unused	
LTDC global error interrupt		unused	

* User modified value

9. Software Pack Report