AnsweredAssumed Answered

What is the sampling frequency of the internal ADC in H3LIS331DL?

Question asked by Vikram baliga on Apr 17, 2018
Latest reply on Apr 17, 2018 by Miroslav B

From the datasheet "..This imbalance is measured using charge integration in response to a voltage pulse applied to the capacitor." I would want to know at what rate this measurement is done. The maximum data rate of output to the user is 1 kHz. Which means ADC measurements performed must be at an higher rate inside the IC. Is it possible to know the sampling frequency of this internal ADC and also the type of ADC used?Block diagram(from datasheet) with ADC whose sampling rate is required 

Is the type of ADC used integration ADC since 'charge integration' is mentioned? More detailed explanation is required in these aspects. Please help.. h3lis331dl working  h3lis331dl 

Outcomes