AnsweredAssumed Answered

SPI delay between bytes write...

Question asked by kishore R on Jan 11, 2018

Hi,

 

I am using STM32L4 MCU. Facing a problem with SPI communication.

 

MCU clock:48Mhz

SPI clock enabled as 6Mhz

Using a interrupt for SPI write.

 

I am seeing 17us time duration (3us clock + 14ms idle time) between a bytes transfer (I have probed the clock line using scope). so that throughput is reducing for data read for my application.

1) why in between two clock frame 14us delay?

2) how can i reduce the delay between bytes transfer?

Outcomes