AnsweredAssumed Answered

STM32F0  ADC  issue

Question asked by goudra.basavanagouda on Nov 3, 2017
Latest reply on Nov 3, 2017 by KIC8462852 EPIC204278916

Hi All,

 

We are using STM32F0 controller in our project. we tried enable ADC with DMA one shot mode. Currently we configured 6 ADC channels(ch1, ch2, ch3, ch7,ch8 and ch9) with DMA support and we tried access other ADC channels in polling. We observed following 

 

1. We are enabling 6  ADC  channels in the 100us timer ISR, so DMA will get data every 100us.

2.But in the above configuration we are not getting data from the Polling ADC channels. We observed it is caused by overlap bwn DMA read in 100us timer and ADC polling read.

 

We need both DMA data(6 ADC channels data) and polling ADC channels data. How we can achieve this with out disabling the 100us timer interrupt.

 

Please help us to solve this issue.

 

Thanks in advance,

Basavanagouda.

Outcomes