Smapling Time > 15 cyclese if setting 15 ADC Clock cycles ??
I guess so because the ADC needs a sample and hold time (capture and charge a sampling capacitor) followed by a conversion (which takes more time when resolution increases as it is a binary search -SAR-). When in doubt, look at the ADC in the reference manual for the chosen STM32.
Retrieving data ...