AnsweredAssumed Answered

Debugging checkstop reset on SPC560P44

Question asked by vierman.gert on Jun 14, 2017
Latest reply on Jun 14, 2017 by Erwan Y



Under certain circumstances involving high interrupt load the CPU triggers a checkstop reset, RGM_FES is 0x8008 in after reboot, indicating the F_CHECKSTOP bit is set.


How do I debug the source of the checkstop reset?


My plan was to disable checkstop reset by setting FERD.D_CHECKSTOP to 1, and then read out MCSR with the debugger when the CPU hits checkstop state. t seems that FERD.D_CHECKSTOP is read only though, so I have no way to disable the checkstop reset.


What would be the best way to debug the checkstop reason, and how can I inspect the value of MCSR before the CPU is forced through a reset?