AnsweredAssumed Answered

stm32f427 flash dual bank IAP, random hard faults

Question asked by mav on Dec 4, 2015
Latest reply on Dec 5, 2015 by mav
Hello,
I am working on in-application programming of STM32F427, 1MB flash. I have set the DB1M bit in the flash option control register, so the flash memory is organized as two banks of 512 Kbytes each. I am trying to perform read-while-write (RWW) operation - the code executed from the first bank is writing data to the second bank. When I am writing to the second bank, I am experiencing random hard faults on random places in different interrupt handlers (currently, the code writing to flash is blocking). I have investigated some of the faults briefly and it seems like stack corruption or error in fetching code from the flash. For now, the only solution I have found is to disable all interrupts while writing to the second bank. However, this is not good enough for me. In the end, the code writing to the flash should be non-blocking and the interrupts should be enabled. I would be very grateful for any advice.


It seems like similar issue to this thread.

Outcomes