AnsweredAssumed Answered

DMA2 problems: NDTR not zero

Question asked by wieser.anthony on Jul 9, 2014
Latest reply on Jul 15, 2014 by wieser.anthony
I'm having some problems with DMA transfers apparently stalling on our STM32F405ZGT6 board.

The problem seems to only happen when I have multiple streams running.

So, I have Stream3 using SDIO, with 32 bit wide access,
and I am also driving an SPI peripheral using Stream 5 (mem to periph) and Stream 0.

The problem I seeing is that occasionally either stream 5 or Stream 3 will fail to complete the transfer, leaving a non-zero value in NDTR.

Any suggestions on what to look for when trying to figure this out?

Outcomes