Does ST have any layout recommendations for using their Serial Wire Debug capability? We are planning on using the Cortex M ETM debugging functionality. This includes using the TRC CLK, TRC DATA, TRC DATA, TRC DATA, TRC DATA and TRC DATA signals. I understand that these can be high speed and may need special layout considerations.
Thanks for your help!