AnsweredAssumed Answered

Hardware trigger

Question asked by Kilohercas on Mar 31, 2013
Latest reply on Apr 2, 2013 by Kilohercas
Hello, i have CLK which is generated by ADC, and i need to generate SI signal as shown in this picture. I used software version, but it is very unstable, and if i recompile that, it can completely mess up timing. GPIOA_Pin15 connected to CLK

while(GPIOA->IDR < 32765);   // wait if CLK is low,
while(GPIOA->IDR > 32765);   // wait if CLK is high, when i go out from this loop CLK should be low
Delay(6);                        // wait a bit, it is 6x "nop"
GPIOA->BSRRL= GPIO_Pin_10;       // Set Si high
Delay(6);                        // wait a bit
GPIOA->BSRRH= GPIO_Pin_10;       //Set SI low
Can i do it by using STM32F4 hardware ? (now stm32f4 core is clocked to 255MHz)