cancel
Showing results for 
Search instead for 
Did you mean: 

Why is 40 MHz HSE recommended for STM32MP2?

DMårt
Lead

In AN5489, the HSE is recommended to have 40 MHz. Why 40 MHz?

Why not 24 MHz HSE? Is 40 MHz a specific value for a certain pheripherial?

STM32MP151AAC3 custom board with STM32-OS as operating system: https://github.com/DanielMartensson/STM32-Computer

STM32MP257FAK3 custom board with STM64-OS as operating system: https://github.com/DanielMartensson/STM64-Computer
1 ACCEPTED SOLUTION

Accepted Solutions

Hi,

yes, 40MHz is the one giving best clock quality (i.e. direct path from HSE to PLL, meaning lowest jitter) for PCIE/USB SuperSpeed 5Gbits/s generation while allowing flexibility for other clocks (Ethernet Gigabit, USB high-speed, etc..).

It should be noted that the trend of crystal size shrink to smaller packages mean higher frequency are 'easier' for crystal manufacturer (and so might give slightly better high volume pricing).

 

Nevertheless, 24 MHz is supported too. Be careful that changing default HSE frequency need many changes in the DTS frequencies and clock tree.

For USB boot, BootROM is able to autodetect 16, 20, 24, 28, 32, 36, 40 or 48 Mhz. 19.2, 25 or 26 MHz is even possible with OTP settings. 

Unless absolutely needed (e.g. network companies often want to use 25MHz of their network chipset), we recommend to stick to ST recommendation of 40 MHz.

 

Regards.

In order to give better visibility on the answered topics, please click on 'Accept as Solution' on the reply which solved your issue or answered your question.
NEW ! Sidekick STM32 AI agent, see here

View solution in original post

4 REPLIES 4
Issamos
Lead II

Hello @DMårt 

according to the 4.1.2 of the AN5489, the 40MHz is a good choice to get accurate USB HS Clocks.

Best Regards.

II

Hi,

yes, 40MHz is the one giving best clock quality (i.e. direct path from HSE to PLL, meaning lowest jitter) for PCIE/USB SuperSpeed 5Gbits/s generation while allowing flexibility for other clocks (Ethernet Gigabit, USB high-speed, etc..).

It should be noted that the trend of crystal size shrink to smaller packages mean higher frequency are 'easier' for crystal manufacturer (and so might give slightly better high volume pricing).

 

Nevertheless, 24 MHz is supported too. Be careful that changing default HSE frequency need many changes in the DTS frequencies and clock tree.

For USB boot, BootROM is able to autodetect 16, 20, 24, 28, 32, 36, 40 or 48 Mhz. 19.2, 25 or 26 MHz is even possible with OTP settings. 

Unless absolutely needed (e.g. network companies often want to use 25MHz of their network chipset), we recommend to stick to ST recommendation of 40 MHz.

 

Regards.

In order to give better visibility on the answered topics, please click on 'Accept as Solution' on the reply which solved your issue or answered your question.
NEW ! Sidekick STM32 AI agent, see here

@Issamos 

Thank you for reply. Yes, i know that.

But what's the definition of good choice?

Has the ST dev team test different values at HSE and found that 40 MHz works best. What would not work? 24 MHz?

 

My current settings at HSE is 24 MHz.

STM32MP151AAC3 custom board with STM32-OS as operating system: https://github.com/DanielMartensson/STM32-Computer

STM32MP257FAK3 custom board with STM64-OS as operating system: https://github.com/DanielMartensson/STM64-Computer

@PatrickF 

Thank you for that good answer.

I understand now that 40 MHz is recommended due to direct path from HSE to PLL. 

The reason why I'm selecting 24 MHz is because one oscillator of 24 MHz drives both the USB hub and the MP2.

I that that for MP1, and it worked.

STM32MP151AAC3 custom board with STM32-OS as operating system: https://github.com/DanielMartensson/STM32-Computer

STM32MP257FAK3 custom board with STM64-OS as operating system: https://github.com/DanielMartensson/STM64-Computer