Ask questions and find answers on STM32 microprocessors, including hardware, power, DRAM, flashing, interfacing, device tree, and peripherals.
We have a custom design on STM32MP157 doesn't use PMIC.We have custom uboot that run STM32MP157F-DK2 which has PMIC enabled.We tried to set [=n] on some CONFIG_*** related to PMIC but when build it cause errorsDoes anyone have hints how to bypass PMI...
Hi there, I'm following all the steps described in Distribution-package to compile the yocto build for STM32MP157F-DK2 (stm32mp1). And at the beginning of the compilation (bitbake st-image-weston) I am getting the message : .....openstlinux-5.15-yoct...
Hi experts and community!(Still on DISTRO_VERSION = "3.1.11-snapshot-20221108")Following the instructions https://wiki.stmicroelectronics.cn/stm32mpu/wiki/How_to_create_your_own_machineI tried to create a custom machine.mx└── stm32mp1-custom ...
Hi, Can we use a DDR3L from Winbond with part number W634GU6NB-11 (Speed bin 1866) with STMPU STM32MP1ADD3. As STM32MP1 datasheet suggest that it can support up-to 1066. So using above part from Winbond will have any interface issue ? Thanks. H...
The RGB PANEL will not work and cannot generate device nodes,linux version v5.15-stm32mp-r1,I see your Wiki page has this problem as well:[ 0.100769] platform 5a000000.dsi: Fixing up cyclic dependency with 5a001000.display-controllerCould you ple...
Hello We are using STM32MP157A-dk1 evaluation board. To this we are writing bare metal code in SEGGER Embedded Studio. We have written code for all three cores (A7_0,A7_1,M4). Individually we are able to debug(with limitations), For final testing...
We built a customised board based on the stm32mp175c-dk2, with some changes, one of which was the addition of two USB type-c connectors.When I try to use the USB in DFU mode, everything works fine, as long as the boot switch is turned off. When I tur...
helloWe are using STM32MP157A-dk1 evaluation board. To this we are writing bare metal code in SEGGER Embedded Studio.Actually, We have enabled group and set enable registers for respected SGI and PPI interrupts in GICC and GICD registers. By this we ...