Ask questions, find answers, and share insights on STM32 products and their technical features.
Hi,We are referring to the bill of materials of the STM32F412G_DISCO board. We are looking up for QSPI flash IC (MICRON N25Q128A13EF840F) used in the development board for our new design and found that its lifecycle is obsolete on mouser india. Also ...
Ok here is the situationDid a board design, when plugged in i noticed 3.3v was not outputting correctly. Realized I put the wrong 3.3v regulator, maxes out at 100ma. Removed and put in a 3.3v regulator that goes up to 800ma which i thought would be f...
Hey guys,I set the SWD up for a project inculding a PCB with an F411CEU6 and an VL43L8CX. To test the pcb, I wana get the distance printed to the SWD console. I set up the SWD and with the main.c file it works fine, but with the vl53l8cx.c the printf...
I have had a couple of Nucleo 144 test/demo boards for a couple of years and have had no issues with them. So I decided to try and create the simplest PCB from scratch. What is happening is the chip itself is resetting when powered with a repeated si...
Hi,I have had partial success implementing DMA with I2C as below but the only way I can receive the data "val" is by adding a HAL_Delay of 1uS and the "val" is shown as an incorrect value. Is there anyway to both do the DMA send and receive without t...
I have a project that is using DMA channels to transfer ADC values to DTCM. The values seem to be getting to the memory correctly but I was confused by Figure 1 of the datasheet which shows the ADC/DMA/SRAM on the AHB but the DTCM on a bus that appea...
could someone explain how this chip works this function table is so confusing to me
Hello together,when inspecting the behaviour of the HRTimer regarding the compare output, I found that with Clk multiplier 32, there is a non-linearity in the compare timing (stepwidth) of about +150 ps (330 ps step instead of 180 ps between adjacent...
Is it possible to burst transfer a block of data from STM32 internal Flash/SRAM to an external memory mapped peripheral device with an SRAM style interface i.e. Address, Data, CS and R/W using the FMC fed via DMA?
Hello, all, and Happy New Year!I'm trying to design my first microprocessor board. I'm trying to follow the guide given by Phil's Lab on YouTube, at https://youtu.be/nkHFoxe0mrU?si=Dx6cx6-a9yXncmEW, which I find very helpful. I'm using an STM32L010K4...
