STM32 MCUs products

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

STM32H5 high-cycle data read more than 16bit at once

Hi,I'm using STM32H563 and managed to set FLASH_EDATA1R_CUR as needed (EDATA1_EN="1", EDATA1_STRT="111"). Then I tried to read 64-Bit at once from Address 0x09000000. Unfortunately I get a hard fault. Is it intended to read more than 16 bit from the ...

Resolved! VREFBUF and STM32H563VI

I have VREFBUF configured for output to comparator on my board. I see this on MCU Vref+ pin...Is 1.2MHz waveform typical? Are capacitors on Vref+ expected to smooth? I looked for avg closer to 2.5v (VREFBUF_VOLTAGE_SCALE0). How close to 2.5v should t...

scope_39.png
mccabehm by Associate III
  • 194 Views
  • 4 replies
  • 0 kudos

is there a need for early initialization, SystemInit ?

So the startup code first sets the stack pointer, and then jumps to SystemInit for early initialization, then copies the initial values of data and zeroes bss region and then kickstarts C startup. Is there anything hardware related that has to be don...

mete by Senior
  • 203 Views
  • 7 replies
  • 2 kudos

STM32H563 EDATA Size - Code Generation Issue

Hello,I am using the Cube Code Generator, within the STM32CubeIDE (version 1.13.1) for an STM32H563, and have configured the Flash Data Sectors to use the maximum 8 sectors per bank for EDATA. The valid range for the EDATA sector size is 0 - 7, as sh...

lpfeiffer_0-1699395038922.png

Resolved! choosing flash latency vs. VOS

Giving an example for my question. For STM32H563, for freq. 140MHz, it is possible to use three different configurations:- 4 WS, VOS2- 4 WS, VOS1- 3 WS, VOS0If I want to optimize for power, I should choose 4WS VOS2. If I want to optimize for performa...

mete by Senior
  • 94 Views
  • 1 replies
  • 0 kudos

Resolved! problem using PLL as SYSCLK over 200MHz on H5

I am trying to increase FCLK, and I changed the voltage scaling to VOS0, and configured the PLL1 for 240 MHz (src=HSI (HSIDIV=2), M=2, N=30, P=2), but it did not boot (it freezes when a change the system clock mux to PLL1). I realized when I decrease...

mete by Senior
  • 134 Views
  • 4 replies
  • 1 kudos

Resolved! hsi_ck should be hsi_ker_ck in the reference manual (0481)

In RM 0481 (STM32H563/H573) Rev 1, on page 444, Figure 48. Clock tree, HSI RC 64 MHz output is written as HSI (hsi_ck), whereas LSI and HSI48 outputs are named as lsi_ker_ck and hsi48_ker_ck. Since there is also a HSIDIV, and it is documented correct...

mete by Senior
  • 177 Views
  • 4 replies
  • 2 kudos

Resolved! what/where is USB tSTARTUP of STM32H563 ?

The ref manual (RM0481 page 2585) says: "This circuit has a defined startup time (tSTARTUP specified in the datasheet) during which the behavior of the USB transceiver is not defined.". I searched for USB and tSTARTUP but could not find anything in t...

mete by Senior
  • 149 Views
  • 4 replies
  • 0 kudos