Can I use the WWDG to generate an interrupt when the watchdog down-counter register reaches 0x40 (EWI in WWDG_CFR is set), but keep WDGA bit cleared so that a reset is not generated ? From the block diagram, this seems like it would work.

..

This topic has been closed for replies.

Yes, you can reload the WWDG in the EWI interrupt to avoid a reset.

"If you feel a post has answered your question, please click ""Accept as Solution""."

Sign up