cancel
Showing results for 
Search instead for 
Did you mean: 

Hello, on STM32H743 I noticed that the VCATCH bit in the DFSR register is set after a Power On Reset.

CHerg
Associate

From the ARM manuals it seems that this register should read as '0' after an PORRST. I couldn't find any mentioning of this issue in the respective errata sheets. Is this an issue with the Cortex-M7 or with the specific implementation in STM32H743?

Thanks, Christian

0 REPLIES 0