cancel
Showing results for 
Search instead for 
Did you mean: 

Running stm32f407 DCMI interface with maximum frequency

armindavatgaran
Associate III
Posted on May 24, 2015 at 16:24

Hello

For some purpose i need to run DCMI interface with maximum frequency(it is 54MHz, right?), i provided pixclk pin with 56MHz clock(sysclock divided by 3 coming out of mco2 pin) but it seems that overrun occurs on DCMI fifo.

What is the maximum applicable frequency of this interface and how can it be generated?

Thanks.

4 REPLIES 4
Posted on May 24, 2015 at 18:51

There's a 54 MHz, and a ratio limit against the AHB

Use an external generator.

Use the I2S PLL and feed that out of MCO2 ?

Tips, buy me a coffee, or three.. PayPal Venmo Up vote any posts that you find helpful, it shows what's working..
armindavatgaran
Associate III
Posted on May 24, 2015 at 19:17

What would be the I2S PLL configuration?

Posted on May 24, 2015 at 21:27

Some obvious factors for the PLL would be

#define PLLI2S_N   432

#define PLLI2S_R   8

#define PLLI2S_N   324

#define PLLI2S_R   6

Tips, buy me a coffee, or three.. PayPal Venmo Up vote any posts that you find helpful, it shows what's working..
armindavatgaran
Associate III
Posted on May 25, 2015 at 04:19

I use stm32f4discovery, it has on board 8MHz crystal.

According to page 226 of RM0090, it is recommended to set PLLM to 2 (8MHz crystal assumption) to minimize PLL jitter and according to page 264, PLLI2SR can't be larger than 7, so i think below is some proper configuration:

PLLI2SN = 324

PLLI2SR = 6

This gives 108MHz clock for I2S and applying a division by 2, will give 54MHz on mco2 pin.