cancel
Showing results for 
Search instead for 
Did you mean: 

TIM2_TChx -> DMA_Channelx -> GPIOx_BSSR

sakowski
Associate
Posted on March 02, 2015 at 23:17

Hi,

I'm developing project on STM32L053.

I have 3 requirements regarding HW configuration and I'm not able to figure out one of them. I would like to ask here loudly whether this requirement is possible to fulfill on this silicon or not.

The thing is that I have to configure one of the compare channels (TIM2_CHx) on TIM2 to trigger DMA request to one of the DMA channels. This DMA request suppose to take next GPIOx_BSSR value and transfer it to GPIOx_BSSR.

Let's say I have 9 configurations for GPIOx_BSSR and every trigger should take next one - circular buffer which next record is selected with every trigger.

Is it possible to configure HW in such a way to fulfill this description?

Best Regards,

- Krystian Sakowski

#!tim2-!dma-!gpio-!cortex-m0+
1 REPLY 1
Posted on March 03, 2015 at 00:32

Is it possible to configure HW in such a way to fulfill this description?

I've done this on several other STM32 platforms, the L0 really isn't in my purview.

Tips, buy me a coffee, or three.. PayPal Venmo Up vote any posts that you find helpful, it shows what's working..