cancel
Showing results for 
Search instead for 
Did you mean: 

Missing interrupts on DMA

dgleeson2
Associate II
Posted on August 21, 2010 at 15:45

Missing interrupts on DMA

2 REPLIES 2
Posted on May 17, 2011 at 14:03

Check that the interrupts *don't* share the same Group/SubPriority

Check that the USART doesn't have any errors pending (overrun, parity, framing, etc)

Check that all pending interrupts are actually cleared.

Evaluate USART and DMA registers in the MIA condition you describe. (Terminal counts, pending status or errors, etc)

Tips, buy me a coffee, or three.. PayPal Venmo Up vote any posts that you find helpful, it shows what's working..
Nickname12657_O
Associate III
Posted on May 17, 2011 at 14:03

Hi denis,

I believe that you are facing a priority issue and your software is not fast enough to read the received bytes, therefore you may have an over-run condition. However since you are using DMA which is working on back-to-back this operation behavior will not happen since all received bytes should be transferred correctly to your RAM buffer. 

I would suggest you  to refer to our example on web from the StdPeriph_lib STM32F10x_StdPeriph_Lib_V3.3.0\Project\STM32F10x_StdPeriph_Examples\USART\DMA_Interrupt

As reference.  Hope it helps you.

Cheers,

STOne-32.