cancel
Showing results for 
Search instead for 
Did you mean: 

Relation between JTAG/SWD and HCLK

Uwe Bonnes
Principal II
Posted on May 19, 2016 at 11:50

Hello,

I am searching for hard facts about the clock relation requirements between the Core HCLK Clock and the external applied JTAG/SWD clock. Any hints welcome!
1 REPLY 1
Posted on May 20, 2016 at 03:42

Does there need to be? In scan chain architectures I'm familiar with the scan side of the flip-flop is independent, and load/store to the active side occurs when things are stopped.

The SWO (SWV) data stream is dependent on the core clocking to configure its ''baud rate'', and is synchronous, rather than externally clocked.

Tips, Buy me a coffee, or three.. PayPal Venmo
Up vote any posts that you find helpful, it shows what's working..