cancel
Showing results for 
Search instead for 
Did you mean: 

SPI delay between bytes write...

kishore R
Associate II
Posted on January 11, 2018 at 13:29

Hi,

I am using STM32L4 MCU. Facing a problem with SPI communication.

MCU clock:48Mhz

SPI clock enabled as 6Mhz

Using a interrupt for SPI write.

I am seeing 17us time duration (3us clock + 14ms idle time) between a bytes transfer (I have probed the clock line using scope). so that throughput is reducing for data read for my application.

1) why in between two clock frame 14us delay?

2) how can i reduce the delay between bytes transfer?

#spi-delay-between-bytes-write...
1 REPLY 1

Sorry, bumping old zombie unanswered threads off my feed

Tips, buy me a coffee, or three.. PayPal Venmo Up vote any posts that you find helpful, it shows what's working..